Home
last modified time | relevance | path

Searched refs:ctrl (Results 1 – 25 of 1376) sorted by relevance

12345678910>>...56

/drivers/pci/hotplug/
Dpciehp_ctrl.c31 static void set_slot_off(struct controller *ctrl) in set_slot_off() argument
37 if (POWER_CTRL(ctrl)) { in set_slot_off()
38 pciehp_power_off_slot(ctrl); in set_slot_off()
48 pciehp_set_indicators(ctrl, PCI_EXP_SLTCTL_PWR_IND_OFF, in set_slot_off()
59 static int board_added(struct controller *ctrl) in board_added() argument
62 struct pci_bus *parent = ctrl->pcie->port->subordinate; in board_added()
64 if (POWER_CTRL(ctrl)) { in board_added()
66 retval = pciehp_power_on_slot(ctrl); in board_added()
71 pciehp_set_indicators(ctrl, PCI_EXP_SLTCTL_PWR_IND_BLINK, in board_added()
75 retval = pciehp_check_link_status(ctrl); in board_added()
[all …]
Dpciehp_hpc.c48 static inline struct pci_dev *ctrl_dev(struct controller *ctrl) in ctrl_dev() argument
50 return ctrl->pcie->port; in ctrl_dev()
57 static inline int pciehp_request_irq(struct controller *ctrl) in pciehp_request_irq() argument
59 int retval, irq = ctrl->pcie->irq; in pciehp_request_irq()
62 ctrl->poll_thread = kthread_run(&pciehp_poll, ctrl, in pciehp_request_irq()
64 slot_name(ctrl)); in pciehp_request_irq()
65 return PTR_ERR_OR_ZERO(ctrl->poll_thread); in pciehp_request_irq()
70 IRQF_SHARED, "pciehp", ctrl); in pciehp_request_irq()
72 ctrl_err(ctrl, "Cannot get irq %d for the hotplug controller\n", in pciehp_request_irq()
77 static inline void pciehp_free_irq(struct controller *ctrl) in pciehp_free_irq() argument
[all …]
Dshpchp_hpc.c169 static void start_int_poll_timer(struct controller *ctrl, int sec);
170 static int hpc_check_cmd_status(struct controller *ctrl);
172 static inline u8 shpc_readb(struct controller *ctrl, int reg) in shpc_readb() argument
174 return readb(ctrl->creg + reg); in shpc_readb()
177 static inline u16 shpc_readw(struct controller *ctrl, int reg) in shpc_readw() argument
179 return readw(ctrl->creg + reg); in shpc_readw()
182 static inline void shpc_writew(struct controller *ctrl, int reg, u16 val) in shpc_writew() argument
184 writew(val, ctrl->creg + reg); in shpc_writew()
187 static inline u32 shpc_readl(struct controller *ctrl, int reg) in shpc_readl() argument
189 return readl(ctrl->creg + reg); in shpc_readl()
[all …]
Dcpqphp_core.c120 static int init_SERR(struct controller *ctrl) in init_SERR() argument
125 if (!ctrl) in init_SERR()
128 tempdword = ctrl->first_slot; in init_SERR()
130 number_of_slots = readb(ctrl->hpc_reg + SLOT_MASK) & 0x0F; in init_SERR()
133 writeb(0, ctrl->hpc_reg + SLOT_SERR); in init_SERR()
266 static int ctrl_slot_cleanup(struct controller *ctrl) in ctrl_slot_cleanup() argument
270 old_slot = ctrl->slot; in ctrl_slot_cleanup()
271 ctrl->slot = NULL; in ctrl_slot_cleanup()
280 cpqhp_remove_debugfs_files(ctrl); in ctrl_slot_cleanup()
283 free_irq(ctrl->interrupt, ctrl); in ctrl_slot_cleanup()
[all …]
Dpciehp_core.c50 static int init_slot(struct controller *ctrl) in init_slot() argument
66 if (MRL_SENS(ctrl)) in init_slot()
68 if (ATTN_LED(ctrl)) { in init_slot()
71 } else if (ctrl->pcie->port->hotplug_user_indicators) { in init_slot()
77 ctrl->hotplug_slot.ops = ops; in init_slot()
78 snprintf(name, SLOT_NAME_SIZE, "%u", PSN(ctrl)); in init_slot()
80 retval = pci_hp_initialize(&ctrl->hotplug_slot, in init_slot()
81 ctrl->pcie->port->subordinate, 0, name); in init_slot()
83 ctrl_err(ctrl, "pci_hp_initialize failed: error %d\n", retval); in init_slot()
89 static void cleanup_slot(struct controller *ctrl) in cleanup_slot() argument
[all …]
Dpciehp.h35 #define ctrl_dbg(ctrl, format, arg...) \ argument
36 pci_dbg(ctrl->pcie->port, format, ## arg)
37 #define ctrl_err(ctrl, format, arg...) \ argument
38 pci_err(ctrl->pcie->port, format, ## arg)
39 #define ctrl_info(ctrl, format, arg...) \ argument
40 pci_info(ctrl->pcie->port, format, ## arg)
41 #define ctrl_warn(ctrl, format, arg...) \ argument
42 pci_warn(ctrl->pcie->port, format, ## arg)
152 #define ATTN_BUTTN(ctrl) ((ctrl)->slot_cap & PCI_EXP_SLTCAP_ABP) argument
153 #define POWER_CTRL(ctrl) ((ctrl)->slot_cap & PCI_EXP_SLTCAP_PCP) argument
[all …]
/drivers/nvme/target/
Dloop.c37 struct nvme_ctrl ctrl; member
42 static inline struct nvme_loop_ctrl *to_loop_ctrl(struct nvme_ctrl *ctrl) in to_loop_ctrl() argument
44 return container_of(ctrl, struct nvme_loop_ctrl, ctrl); in to_loop_ctrl()
54 struct nvme_loop_ctrl *ctrl; member
65 static void nvme_loop_delete_ctrl(struct nvmet_ctrl *ctrl);
71 return queue - queue->ctrl->queues; in nvme_loop_queue_idx()
87 return queue->ctrl->admin_tag_set.tags[queue_idx]; in nvme_loop_tagset()
88 return queue->ctrl->tag_set.tags[queue_idx - 1]; in nvme_loop_tagset()
105 nvme_complete_async_event(&queue->ctrl->ctrl, cqe->status, in nvme_loop_queue_response()
112 dev_err(queue->ctrl->ctrl.device, in nvme_loop_queue_response()
[all …]
Dauth.c59 int nvmet_setup_dhgroup(struct nvmet_ctrl *ctrl, u8 dhgroup_id) in nvmet_setup_dhgroup() argument
65 __func__, ctrl->cntlid, dhgroup_id); in nvmet_setup_dhgroup()
67 if (ctrl->dh_tfm) { in nvmet_setup_dhgroup()
68 if (ctrl->dh_gid == dhgroup_id) { in nvmet_setup_dhgroup()
70 __func__, ctrl->cntlid, dhgroup_id); in nvmet_setup_dhgroup()
73 crypto_free_kpp(ctrl->dh_tfm); in nvmet_setup_dhgroup()
74 ctrl->dh_tfm = NULL; in nvmet_setup_dhgroup()
75 ctrl->dh_gid = 0; in nvmet_setup_dhgroup()
84 __func__, ctrl->cntlid, dhgroup_id); in nvmet_setup_dhgroup()
87 ctrl->dh_tfm = crypto_alloc_kpp(dhgroup_kpp, 0, 0); in nvmet_setup_dhgroup()
[all …]
/drivers/slimbus/
Dqcom-ctrl.c103 struct slim_controller ctrl; member
120 static void qcom_slim_queue_tx(struct qcom_slim_ctrl *ctrl, void *buf, in qcom_slim_queue_tx() argument
125 __iowrite32_copy(ctrl->base + tx_reg, buf, count); in qcom_slim_queue_tx()
131 static void *slim_alloc_rxbuf(struct qcom_slim_ctrl *ctrl) in slim_alloc_rxbuf() argument
136 spin_lock_irqsave(&ctrl->rx.lock, flags); in slim_alloc_rxbuf()
137 if ((ctrl->rx.tail + 1) % ctrl->rx.n == ctrl->rx.head) { in slim_alloc_rxbuf()
138 spin_unlock_irqrestore(&ctrl->rx.lock, flags); in slim_alloc_rxbuf()
139 dev_err(ctrl->dev, "RX QUEUE full!"); in slim_alloc_rxbuf()
142 idx = ctrl->rx.tail; in slim_alloc_rxbuf()
143 ctrl->rx.tail = (ctrl->rx.tail + 1) % ctrl->rx.n; in slim_alloc_rxbuf()
[all …]
Dqcom-ngd-ctrl.c136 struct qcom_slim_ngd_ctrl *ctrl; member
151 struct slim_controller ctrl; member
348 static int qcom_slim_qmi_send_select_inst_req(struct qcom_slim_ngd_ctrl *ctrl, in qcom_slim_qmi_send_select_inst_req() argument
355 rc = qmi_txn_init(ctrl->qmi.handle, &txn, in qcom_slim_qmi_send_select_inst_req()
358 dev_err(ctrl->dev, "QMI TXN init fail: %d\n", rc); in qcom_slim_qmi_send_select_inst_req()
362 rc = qmi_send_request(ctrl->qmi.handle, NULL, &txn, in qcom_slim_qmi_send_select_inst_req()
367 dev_err(ctrl->dev, "QMI send req fail %d\n", rc); in qcom_slim_qmi_send_select_inst_req()
374 dev_err(ctrl->dev, "QMI TXN wait fail: %d\n", rc); in qcom_slim_qmi_send_select_inst_req()
379 dev_err(ctrl->dev, "QMI request failed 0x%x\n", in qcom_slim_qmi_send_select_inst_req()
401 static int qcom_slim_qmi_send_power_request(struct qcom_slim_ngd_ctrl *ctrl, in qcom_slim_qmi_send_power_request() argument
[all …]
/drivers/mtd/nand/raw/brcmnand/
Dbrcmnand.c317 struct brcmnand_controller *ctrl; member
628 static inline bool brcmnand_non_mmio_ops(struct brcmnand_controller *ctrl) in brcmnand_non_mmio_ops() argument
637 static inline u32 nand_readreg(struct brcmnand_controller *ctrl, u32 offs) in nand_readreg() argument
639 if (brcmnand_non_mmio_ops(ctrl)) in nand_readreg()
640 return brcmnand_soc_read(ctrl->soc, offs); in nand_readreg()
641 return brcmnand_readl(ctrl->nand_base + offs); in nand_readreg()
644 static inline void nand_writereg(struct brcmnand_controller *ctrl, u32 offs, in nand_writereg() argument
647 if (brcmnand_non_mmio_ops(ctrl)) in nand_writereg()
648 brcmnand_soc_write(ctrl->soc, val, offs); in nand_writereg()
650 brcmnand_writel(val, ctrl->nand_base + offs); in nand_writereg()
[all …]
/drivers/nvme/host/
Drdma.c90 struct nvme_rdma_ctrl *ctrl; member
126 struct nvme_ctrl ctrl; member
131 static inline struct nvme_rdma_ctrl *to_rdma_ctrl(struct nvme_ctrl *ctrl) in to_rdma_ctrl() argument
133 return container_of(ctrl, struct nvme_rdma_ctrl, ctrl); in to_rdma_ctrl()
162 return queue - queue->ctrl->queues; in nvme_rdma_queue_idx()
168 queue->ctrl->io_queues[HCTX_TYPE_DEFAULT] + in nvme_rdma_poll_queue()
169 queue->ctrl->io_queues[HCTX_TYPE_READ]; in nvme_rdma_poll_queue()
298 struct nvme_rdma_ctrl *ctrl = to_rdma_ctrl(set->driver_data); in nvme_rdma_init_request() local
300 int queue_idx = (set == &ctrl->tag_set) ? hctx_idx + 1 : 0; in nvme_rdma_init_request()
301 struct nvme_rdma_queue *queue = &ctrl->queues[queue_idx]; in nvme_rdma_init_request()
[all …]
Dfc.c36 struct nvme_fc_ctrl *ctrl; member
100 struct nvme_fc_ctrl *ctrl; member
180 struct nvme_ctrl ctrl; member
184 to_fc_ctrl(struct nvme_ctrl *ctrl) in to_fc_ctrl() argument
186 return container_of(ctrl, struct nvme_fc_ctrl, ctrl); in to_fc_ctrl()
551 nvme_fc_resume_controller(struct nvme_fc_ctrl *ctrl) in nvme_fc_resume_controller() argument
553 switch (ctrl->ctrl.state) { in nvme_fc_resume_controller()
560 dev_info(ctrl->ctrl.device, in nvme_fc_resume_controller()
562 "Attempting reconnect\n", ctrl->cnum); in nvme_fc_resume_controller()
564 queue_delayed_work(nvme_wq, &ctrl->connect_work, 0); in nvme_fc_resume_controller()
[all …]
Dcore.c124 static void nvme_remove_invalid_namespaces(struct nvme_ctrl *ctrl,
126 static void nvme_update_keep_alive(struct nvme_ctrl *ctrl,
129 void nvme_queue_scan(struct nvme_ctrl *ctrl) in nvme_queue_scan() argument
134 if (ctrl->state == NVME_CTRL_LIVE && ctrl->tagset) in nvme_queue_scan()
135 queue_work(nvme_wq, &ctrl->scan_work); in nvme_queue_scan()
144 int nvme_try_sched_reset(struct nvme_ctrl *ctrl) in nvme_try_sched_reset() argument
146 if (ctrl->state != NVME_CTRL_RESETTING) in nvme_try_sched_reset()
148 if (!queue_work(nvme_reset_wq, &ctrl->reset_work)) in nvme_try_sched_reset()
156 struct nvme_ctrl *ctrl = container_of(to_delayed_work(work), in nvme_failfast_work() local
159 if (ctrl->state != NVME_CTRL_CONNECTING) in nvme_failfast_work()
[all …]
Dtcp.c138 struct nvme_tcp_ctrl *ctrl; member
166 struct nvme_ctrl ctrl; member
181 static inline struct nvme_tcp_ctrl *to_tcp_ctrl(struct nvme_ctrl *ctrl) in to_tcp_ctrl() argument
183 return container_of(ctrl, struct nvme_tcp_ctrl, ctrl); in to_tcp_ctrl()
188 return queue - queue->ctrl->queues; in nvme_tcp_queue_id()
196 return queue->ctrl->admin_tag_set.tags[queue_idx]; in nvme_tcp_tagset()
197 return queue->ctrl->tag_set.tags[queue_idx - 1]; in nvme_tcp_tagset()
219 return req == &req->queue->ctrl->async_req; in nvme_tcp_async_req()
414 dev_err(queue->ctrl->ctrl.device, in nvme_tcp_verify_hdgst()
424 dev_err(queue->ctrl->ctrl.device, in nvme_tcp_verify_hdgst()
[all …]
/drivers/media/v4l2-core/
Dv4l2-ctrls-api.c41 struct v4l2_ctrl *ctrl, in ptr_to_user() argument
46 if (ctrl->is_ptr && !ctrl->is_string) in ptr_to_user()
50 switch (ctrl->type) { in ptr_to_user()
54 c->size = ctrl->elem_size; in ptr_to_user()
70 static int cur_to_user(struct v4l2_ext_control *c, struct v4l2_ctrl *ctrl) in cur_to_user() argument
72 return ptr_to_user(c, ctrl, ctrl->p_cur); in cur_to_user()
77 struct v4l2_ctrl *ctrl) in new_to_user() argument
79 return ptr_to_user(c, ctrl, ctrl->p_new); in new_to_user()
86 return ptr_to_user(c, ref->ctrl, ref->p_req); in req_to_user()
90 static int def_to_user(struct v4l2_ext_control *c, struct v4l2_ctrl *ctrl) in def_to_user() argument
[all …]
Dv4l2-ctrls-core.c19 static void fill_event(struct v4l2_event *ev, struct v4l2_ctrl *ctrl, in fill_event() argument
24 ev->id = ctrl->id; in fill_event()
25 ev->u.ctrl.changes = changes; in fill_event()
26 ev->u.ctrl.type = ctrl->type; in fill_event()
27 ev->u.ctrl.flags = user_flags(ctrl); in fill_event()
28 if (ctrl->is_ptr) in fill_event()
29 ev->u.ctrl.value64 = 0; in fill_event()
31 ev->u.ctrl.value64 = *ctrl->p_cur.p_s64; in fill_event()
32 ev->u.ctrl.minimum = ctrl->minimum; in fill_event()
33 ev->u.ctrl.maximum = ctrl->maximum; in fill_event()
[all …]
/drivers/tty/serdev/
Dcore.c77 struct serdev_controller *ctrl = to_serdev_controller(dev); in serdev_ctrl_release() local
78 ida_simple_remove(&ctrl_ida, ctrl->nr); in serdev_ctrl_release()
79 kfree(ctrl); in serdev_ctrl_release()
104 struct serdev_controller *ctrl = serdev->ctrl; in serdev_device_add() local
111 if (ctrl->serdev) { in serdev_device_add()
115 ctrl->serdev = serdev; in serdev_device_add()
129 ctrl->serdev = NULL; in serdev_device_add()
140 struct serdev_controller *ctrl = serdev->ctrl; in serdev_device_remove() local
143 ctrl->serdev = NULL; in serdev_device_remove()
149 struct serdev_controller *ctrl = serdev->ctrl; in serdev_device_open() local
[all …]
/drivers/net/mdio/
Dmdio-bitbang.c44 static void mdiobb_send_bit(struct mdiobb_ctrl *ctrl, int val) in mdiobb_send_bit() argument
46 const struct mdiobb_ops *ops = ctrl->ops; in mdiobb_send_bit()
48 ops->set_mdio_data(ctrl, val); in mdiobb_send_bit()
50 ops->set_mdc(ctrl, 1); in mdiobb_send_bit()
52 ops->set_mdc(ctrl, 0); in mdiobb_send_bit()
56 static int mdiobb_get_bit(struct mdiobb_ctrl *ctrl) in mdiobb_get_bit() argument
58 const struct mdiobb_ops *ops = ctrl->ops; in mdiobb_get_bit()
61 ops->set_mdc(ctrl, 1); in mdiobb_get_bit()
63 ops->set_mdc(ctrl, 0); in mdiobb_get_bit()
65 return ops->get_mdio_data(ctrl); in mdiobb_get_bit()
[all …]
/drivers/soundwire/
Dqcom.c174 int (*reg_read)(struct qcom_swrm_ctrl *ctrl, int reg, u32 *val);
175 int (*reg_write)(struct qcom_swrm_ctrl *ctrl, int reg, int val);
206 static int qcom_swrm_ahb_reg_read(struct qcom_swrm_ctrl *ctrl, int reg, in qcom_swrm_ahb_reg_read() argument
209 struct regmap *wcd_regmap = ctrl->regmap; in qcom_swrm_ahb_reg_read()
226 static int qcom_swrm_ahb_reg_write(struct qcom_swrm_ctrl *ctrl, in qcom_swrm_ahb_reg_write() argument
229 struct regmap *wcd_regmap = ctrl->regmap; in qcom_swrm_ahb_reg_write()
246 static int qcom_swrm_cpu_reg_read(struct qcom_swrm_ctrl *ctrl, int reg, in qcom_swrm_cpu_reg_read() argument
249 *val = readl(ctrl->mmio + reg); in qcom_swrm_cpu_reg_read()
253 static int qcom_swrm_cpu_reg_write(struct qcom_swrm_ctrl *ctrl, int reg, in qcom_swrm_cpu_reg_write() argument
256 writel(val, ctrl->mmio + reg); in qcom_swrm_cpu_reg_write()
[all …]
/drivers/spi/
Dspi-qcom-qspi.c150 static u32 qspi_buswidth_to_iomode(struct qcom_qspi *ctrl, in qspi_buswidth_to_iomode() argument
161 dev_warn_once(ctrl->dev, in qspi_buswidth_to_iomode()
167 static void qcom_qspi_pio_xfer_cfg(struct qcom_qspi *ctrl) in qcom_qspi_pio_xfer_cfg() argument
172 xfer = &ctrl->xfer; in qcom_qspi_pio_xfer_cfg()
173 pio_xfer_cfg = readl(ctrl->base + PIO_XFER_CFG); in qcom_qspi_pio_xfer_cfg()
181 pio_xfer_cfg |= qspi_buswidth_to_iomode(ctrl, xfer->buswidth); in qcom_qspi_pio_xfer_cfg()
183 writel(pio_xfer_cfg, ctrl->base + PIO_XFER_CFG); in qcom_qspi_pio_xfer_cfg()
186 static void qcom_qspi_pio_xfer_ctrl(struct qcom_qspi *ctrl) in qcom_qspi_pio_xfer_ctrl() argument
190 pio_xfer_ctrl = readl(ctrl->base + PIO_XFER_CTRL); in qcom_qspi_pio_xfer_ctrl()
192 pio_xfer_ctrl |= ctrl->xfer.rem_bytes; in qcom_qspi_pio_xfer_ctrl()
[all …]
/drivers/clk/bcm/
Dclk-iproc-pll.c68 const struct iproc_pll_ctrl *ctrl; member
76 const struct iproc_clk_ctrl *ctrl; member
150 const struct iproc_pll_ctrl *ctrl = pll->ctrl; in pll_wait_for_lock() local
153 u32 val = readl(pll->status_base + ctrl->status.offset); in pll_wait_for_lock()
155 if (val & (1 << ctrl->status.shift)) in pll_wait_for_lock()
166 const struct iproc_pll_ctrl *ctrl = pll->ctrl; in iproc_pll_write() local
170 if (unlikely(ctrl->flags & IPROC_CLK_NEEDS_READ_BACK && in iproc_pll_write()
177 const struct iproc_pll_ctrl *ctrl = pll->ctrl; in __pll_disable() local
180 if (ctrl->flags & IPROC_CLK_PLL_ASIU) { in __pll_disable()
181 val = readl(pll->asiu_base + ctrl->asiu.offset); in __pll_disable()
[all …]
/drivers/gpio/
Dgpio-realtek-otto.c156 static void realtek_gpio_clear_isr(struct realtek_gpio_ctrl *ctrl, u32 mask) in realtek_gpio_clear_isr() argument
158 ctrl->bank_write(ctrl->base + REALTEK_GPIO_REG_ISR, mask); in realtek_gpio_clear_isr()
161 static u32 realtek_gpio_read_isr(struct realtek_gpio_ctrl *ctrl) in realtek_gpio_read_isr() argument
163 return ctrl->bank_read(ctrl->base + REALTEK_GPIO_REG_ISR); in realtek_gpio_read_isr()
167 static void realtek_gpio_update_line_imr(struct realtek_gpio_ctrl *ctrl, unsigned int line) in realtek_gpio_update_line_imr() argument
169 void __iomem *reg = ctrl->base + REALTEK_GPIO_REG_IMR; in realtek_gpio_update_line_imr()
170 unsigned int line_shift = ctrl->line_imr_pos(line); in realtek_gpio_update_line_imr()
172 u32 irq_type = ctrl->intr_type[line]; in realtek_gpio_update_line_imr()
173 u32 irq_mask = ctrl->intr_mask[line]; in realtek_gpio_update_line_imr()
185 struct realtek_gpio_ctrl *ctrl = irq_data_to_ctrl(data); in realtek_gpio_irq_ack() local
[all …]
/drivers/gpu/drm/msm/dp/
Ddp_ctrl.c107 struct dp_ctrl_private *ctrl; in dp_ctrl_push_idle() local
109 ctrl = container_of(dp_ctrl, struct dp_ctrl_private, dp_ctrl); in dp_ctrl_push_idle()
111 reinit_completion(&ctrl->idle_comp); in dp_ctrl_push_idle()
112 dp_catalog_ctrl_state_ctrl(ctrl->catalog, DP_STATE_CTRL_PUSH_IDLE); in dp_ctrl_push_idle()
114 if (!wait_for_completion_timeout(&ctrl->idle_comp, in dp_ctrl_push_idle()
118 drm_dbg_dp(ctrl->drm_dev, "mainlink off\n"); in dp_ctrl_push_idle()
121 static void dp_ctrl_config_ctrl(struct dp_ctrl_private *ctrl) in dp_ctrl_config_ctrl() argument
124 const u8 *dpcd = ctrl->panel->dpcd; in dp_ctrl_config_ctrl()
133 tbd = dp_link_get_test_bits_depth(ctrl->link, in dp_ctrl_config_ctrl()
134 ctrl->panel->dp_mode.bpp); in dp_ctrl_config_ctrl()
[all …]
/drivers/watchdog/
Drealtek_otto_wdt.c76 struct otto_wdt_ctrl *ctrl = watchdog_get_drvdata(wdev); in otto_wdt_start() local
79 v = ioread32(ctrl->base + OTTO_WDT_REG_CTRL); in otto_wdt_start()
81 iowrite32(v, ctrl->base + OTTO_WDT_REG_CTRL); in otto_wdt_start()
88 struct otto_wdt_ctrl *ctrl = watchdog_get_drvdata(wdev); in otto_wdt_stop() local
91 v = ioread32(ctrl->base + OTTO_WDT_REG_CTRL); in otto_wdt_stop()
93 iowrite32(v, ctrl->base + OTTO_WDT_REG_CTRL); in otto_wdt_stop()
100 struct otto_wdt_ctrl *ctrl = watchdog_get_drvdata(wdev); in otto_wdt_ping() local
102 iowrite32(OTTO_WDT_CNTR_PING, ctrl->base + OTTO_WDT_REG_CNTR); in otto_wdt_ping()
107 static int otto_wdt_tick_ms(struct otto_wdt_ctrl *ctrl, int prescale) in otto_wdt_tick_ms() argument
109 return DIV_ROUND_CLOSEST(1 << (25 + prescale), ctrl->clk_rate_khz); in otto_wdt_tick_ms()
[all …]

12345678910>>...56