| /drivers/gpu/drm/ |
| D | drm_fourcc.c | 41 uint32_t drm_mode_legacy_fb_format(uint32_t bpp, uint32_t depth) in drm_mode_legacy_fb_format() argument
47 if (depth == 1) in drm_mode_legacy_fb_format()
52 if (depth == 2) in drm_mode_legacy_fb_format()
57 if (depth == 4) in drm_mode_legacy_fb_format()
62 if (depth == 8) in drm_mode_legacy_fb_format()
67 switch (depth) { in drm_mode_legacy_fb_format()
80 if (depth == 24) in drm_mode_legacy_fb_format()
85 switch (depth) { in drm_mode_legacy_fb_format()
120 uint32_t bpp, uint32_t depth) in drm_driver_legacy_fb_format() argument
122 uint32_t fmt = drm_mode_legacy_fb_format(bpp, depth); in drm_driver_legacy_fb_format()
[all …]
|
| /drivers/iio/adc/ |
| D | max1027.c | 97 #define MAX1027_V_CHAN(index, depth) \ argument
107 .realbits = depth, \
109 .shift = (depth == 10) ? 2 : 0, \
129 #define MAX1X27_CHANNELS(depth) \ argument
131 MAX1027_V_CHAN(0, depth), \
132 MAX1027_V_CHAN(1, depth), \
133 MAX1027_V_CHAN(2, depth), \
134 MAX1027_V_CHAN(3, depth), \
135 MAX1027_V_CHAN(4, depth), \
136 MAX1027_V_CHAN(5, depth), \
[all …]
|
| /drivers/net/wireless/broadcom/brcm80211/brcmfmac/ |
| D | commonring.c | 31 void brcmf_commonring_config(struct brcmf_commonring *commonring, u16 depth, in brcmf_commonring_config() argument
34 commonring->depth = depth; in brcmf_commonring_config()
75 available = commonring->depth - commonring->w_ptr + in brcmf_commonring_write_available()
83 if (available > commonring->depth / 8) { in brcmf_commonring_write_available()
116 available = commonring->depth - commonring->w_ptr + in brcmf_commonring_reserve_for_write()
125 if (commonring->w_ptr == commonring->depth) in brcmf_commonring_reserve_for_write()
152 available = commonring->depth - commonring->w_ptr + in brcmf_commonring_reserve_for_write_multiple()
161 if (*alloced + commonring->w_ptr > commonring->depth) in brcmf_commonring_reserve_for_write_multiple()
162 *alloced = commonring->depth - commonring->w_ptr; in brcmf_commonring_reserve_for_write_multiple()
164 if (commonring->w_ptr == commonring->depth) in brcmf_commonring_reserve_for_write_multiple()
[all …]
|
| /drivers/media/platform/ti/vpe/ |
| D | vpdma.c | 32 .depth = 8,
37 .depth = 8,
42 .depth = 8,
47 .depth = 8,
52 .depth = 8,
57 .depth = 4,
62 .depth = 4,
67 .depth = 16,
72 .depth = 24,
77 .depth = 16,
[all …]
|
| /drivers/media/platform/mediatek/mdp3/ |
| D | mtk-mdp3-regs.c | 23 .depth = { 8 },
30 .depth = { 16 },
37 .depth = { 16 },
44 .depth = { 24 },
51 .depth = { 24 },
58 .depth = { 32 },
65 .depth = { 32 },
72 .depth = { 16 },
80 .depth = { 16 },
88 .depth = { 16 },
[all …]
|
| /drivers/infiniband/hw/erdma/ |
| D | erdma_cmdq.c | 95 sq->depth = cmdq->max_outstandings * sq->wqebb_cnt; in erdma_cmdq_sq_init()
97 buf_size = sq->depth << SQEBB_SHIFT; in erdma_cmdq_sq_init()
113 erdma_reg_write32(dev, ERDMA_REGS_CMDQ_DEPTH_REG, sq->depth); in erdma_cmdq_sq_init()
126 cq->depth = cmdq->sq.depth; in erdma_cmdq_cq_init()
127 buf_size = cq->depth << CQE_SHIFT; in erdma_cmdq_cq_init()
157 eq->depth = cmdq->max_outstandings; in erdma_cmdq_eq_init()
158 buf_size = eq->depth << EQE_SHIFT; in erdma_cmdq_eq_init()
177 erdma_reg_write32(dev, ERDMA_REGS_CMDQ_EQ_DEPTH_REG, eq->depth); in erdma_cmdq_eq_init()
235 (cmdq->eq.depth << EQE_SHIFT) + in erdma_cmdq_init()
241 (cmdq->cq.depth << CQE_SHIFT) + in erdma_cmdq_init()
[all …]
|
| D | erdma_eq.c | 24 u64 *eqe = get_queue_entry(eq->qbuf, eq->ci, eq->depth, EQE_SHIFT); in get_next_valid_eqe()
27 return owner ^ !!(eq->ci & eq->depth) ? eqe : NULL; in get_next_valid_eqe()
88 eq->depth = ERDMA_DEFAULT_EQ_DEPTH; in erdma_aeq_init()
89 buf_size = eq->depth << EQE_SHIFT; in erdma_aeq_init()
108 erdma_reg_write32(dev, ERDMA_REGS_AEQ_DEPTH_REG, eq->depth); in erdma_aeq_init()
120 WARPPED_BUFSIZE(eq->depth << EQE_SHIFT), eq->qbuf, in erdma_aeq_destroy()
217 req.depth = ilog2(eq->depth); in create_eq_cmd()
222 db_info_dma_addr = eq->qbuf_dma_addr + (eq->depth << EQE_SHIFT); in create_eq_cmd()
245 eq->depth = ERDMA_DEFAULT_EQ_DEPTH; in erdma_ceq_init_one()
|
| /drivers/net/ethernet/netronome/nfp/nfpcore/ |
| D | nfp_mutex.c | 17 u16 depth; member
151 mutex->depth = 0; in nfp_cpp_mutex_alloc()
199 mutex->depth, in nfp_cpp_mutex_lock()
228 if (mutex->depth > 1) { in nfp_cpp_mutex_unlock()
229 mutex->depth--; in nfp_cpp_mutex_unlock()
252 mutex->depth = 0; in nfp_cpp_mutex_unlock()
271 if (mutex->depth > 0) { in nfp_cpp_mutex_trylock()
272 if (mutex->depth == NFP_MUTEX_DEPTH_MAX) in nfp_cpp_mutex_trylock()
274 mutex->depth++; in nfp_cpp_mutex_trylock()
323 mutex->depth = 1; in nfp_cpp_mutex_trylock()
|
| /drivers/infiniband/hw/efa/ |
| D | efa_com.c | 128 u16 size = aq->depth * sizeof(*sq->entries); in efa_com_admin_init_sq()
152 EFA_SET(&aq_caps, EFA_REGS_AQ_CAPS_AQ_DEPTH, aq->depth); in efa_com_admin_init_sq()
165 u16 size = aq->depth * sizeof(*cq->entries); in efa_com_admin_init_cq()
186 EFA_SET(&acq_caps, EFA_REGS_ACQ_CAPS_ACQ_DEPTH, aq->depth); in efa_com_admin_init_cq()
217 aenq->depth = EFA_ASYNC_QUEUE_DEPTH; in efa_com_admin_init_aenq()
227 EFA_SET(&aenq_caps, EFA_REGS_AENQ_CAPS_AENQ_DEPTH, aenq->depth); in efa_com_admin_init_aenq()
270 u16 ctx_id = cmd_id & (aq->depth - 1); in efa_com_put_comp_ctx()
280 u16 ctx_id = cmd_id & (aq->depth - 1); in efa_com_get_comp_ctx()
312 queue_size_mask = aq->depth - 1; in __efa_com_submit_admin_cmd()
357 size_t pool_size = aq->depth * sizeof(*aq->comp_ctx_pool); in efa_com_init_comp_ctxt()
[all …]
|
| D | efa_com.h | 65 u16 depth; member
93 u16 depth; member
124 u16 depth; member
132 u16 depth; member
159 efa_eqe_handler cb, u16 depth, u8 msix_vec);
|
| /drivers/gpu/drm/r128/ |
| D | r128_ioc32.c | 112 drm_r128_depth_t depth; in compat_r128_depth() local
117 depth.func = depth32.func; in compat_r128_depth()
118 depth.n = depth32.n; in compat_r128_depth()
119 depth.x = compat_ptr(depth32.x); in compat_r128_depth()
120 depth.y = compat_ptr(depth32.y); in compat_r128_depth()
121 depth.buffer = compat_ptr(depth32.buffer); in compat_r128_depth()
122 depth.mask = compat_ptr(depth32.mask); in compat_r128_depth()
124 return drm_ioctl_kernel(file, r128_cce_depth, &depth, DRM_AUTH); in compat_r128_depth()
|
| D | r128_state.c | 891 drm_r128_depth_t *depth) in r128_cce_dispatch_write_span() argument
901 count = depth->n; in r128_cce_dispatch_write_span()
905 if (copy_from_user(&x, depth->x, sizeof(x))) in r128_cce_dispatch_write_span()
907 if (copy_from_user(&y, depth->y, sizeof(y))) in r128_cce_dispatch_write_span()
910 buffer_size = depth->n * sizeof(u32); in r128_cce_dispatch_write_span()
911 buffer = memdup_user(depth->buffer, buffer_size); in r128_cce_dispatch_write_span()
915 mask_size = depth->n; in r128_cce_dispatch_write_span()
916 if (depth->mask) { in r128_cce_dispatch_write_span()
917 mask = memdup_user(depth->mask, mask_size); in r128_cce_dispatch_write_span()
976 drm_r128_depth_t *depth) in r128_cce_dispatch_write_pixels() argument
[all …]
|
| /drivers/gpu/drm/vmwgfx/ |
| D | vmw_surface_cache.h | 63 .depth = max_t(u32, base_level.depth >> mip_level, 1) in vmw_surface_get_mip_size()
78 block_size->depth = __KERNEL_DIV_ROUND_UP(pixel_size->depth, in vmw_surface_get_size_in_blocks()
79 desc->blockSize.depth); in vmw_surface_get_size_in_blocks()
126 total_size = clamped_umul32(total_size, image_blocks.depth); in vmw_surface_get_image_buffer_size()
135 total_size = clamped_umul32(slice_size, image_blocks.depth); in vmw_surface_get_image_buffer_size()
198 const u32 bd = desc->blockSize.depth; in vmw_surface_get_pixel_offset()
456 loc->z *= desc->blockSize.depth; in vmw_surface_get_loc()
491 loc->z += desc->blockSize.depth; in vmw_surface_inc_loc()
492 if (loc->z > size->depth) in vmw_surface_inc_loc()
493 loc->z = size->depth; in vmw_surface_inc_loc()
[all …]
|
| /drivers/infiniband/hw/bnxt_re/ |
| D | qplib_rcfw.h | 73 #define BNXT_QPLIB_CMDQE_BYTES(depth) ((depth) * BNXT_QPLIB_CMDQE_UNITS) argument
75 static inline u32 bnxt_qplib_cmdqe_npages(u32 depth) in bnxt_qplib_cmdqe_npages() argument
79 npages = BNXT_QPLIB_CMDQE_BYTES(depth) / PAGE_SIZE; in bnxt_qplib_cmdqe_npages()
80 if (BNXT_QPLIB_CMDQE_BYTES(depth) % PAGE_SIZE) in bnxt_qplib_cmdqe_npages()
85 static inline u32 bnxt_qplib_cmdqe_page_size(u32 depth) in bnxt_qplib_cmdqe_page_size() argument
87 return (bnxt_qplib_cmdqe_npages(depth) * PAGE_SIZE); in bnxt_qplib_cmdqe_page_size()
|
| /drivers/video/fbdev/i810/ |
| D | i810_accel.c | 304 par->depth == 4) { in i810fb_fillrect()
309 if (par->depth == 1) in i810fb_fillrect()
316 dx = rect->dx * par->depth; in i810fb_fillrect()
317 width = rect->width * par->depth; in i810fb_fillrect()
332 par->depth == 4) { in i810fb_copyarea()
337 dx = region->dx * par->depth; in i810fb_copyarea()
338 sx = region->sx * par->depth; in i810fb_copyarea()
339 width = region->width * par->depth; in i810fb_copyarea()
373 par->depth == 4 || image->depth != 1) { in i810fb_imageblit()
391 (image->dx * par->depth); in i810fb_imageblit()
[all …]
|
| /drivers/thunderbolt/ |
| D | icm.c | 108 int (*get_route)(struct tb *tb, u8 link, u8 depth, u64 *route);
188 static inline u8 phy_port_from_route(u64 route, u8 depth) in phy_port_from_route() argument
192 link = depth ? route >> ((depth - 1) * 8) : route; in phy_port_from_route()
208 int depth = tb_route_length(route); in get_parent_route() local
209 return depth ? route & ~(0xffULL << (depth - 1) * TB_ROUTE_SHIFT) : 0; in get_parent_route()
398 static int icm_fr_get_route(struct tb *tb, u8 link, u8 depth, u64 *route) in icm_fr_get_route() argument
425 for (i = 1; i < depth; i++) { in icm_fr_get_route()
570 request.link_info = xd->depth << ICM_LINK_INFO_DEPTH_SHIFT | xd->link; in icm_fr_approve_xdomain_paths()
649 u8 link, u8 depth, bool boot) in update_switch() argument
662 sw->depth = depth; in update_switch()
[all …]
|
| /drivers/video/fbdev/via/ |
| D | via_modesetting.c | 160 void via_set_primary_color_depth(u8 depth) in via_set_primary_color_depth() argument
164 DEBUG_MSG(KERN_DEBUG "via_set_primary_color_depth(%d)\n", depth); in via_set_primary_color_depth()
165 switch (depth) { in via_set_primary_color_depth()
183 "Unsupported depth: %d\n", depth); in via_set_primary_color_depth()
190 void via_set_secondary_color_depth(u8 depth) in via_set_secondary_color_depth() argument
194 DEBUG_MSG(KERN_DEBUG "via_set_secondary_color_depth(%d)\n", depth); in via_set_secondary_color_depth()
195 switch (depth) { in via_set_secondary_color_depth()
210 "Unsupported depth: %d\n", depth); in via_set_secondary_color_depth()
|
| /drivers/media/platform/samsung/exynos4-is/ |
| D | fimc-core.c | 40 .depth = { 16 },
47 .depth = { 32 },
54 .depth = { 32 },
61 .depth = { 16 },
68 .depth = { 16 },
78 .depth = { 16 },
86 .depth = { 16 },
94 .depth = { 16 },
102 .depth = { 16 },
110 .depth = { 16 },
[all …]
|
| /drivers/video/logo/ |
| D | logo.c | 44 const struct linux_logo * __ref fb_find_logo(int depth) in fb_find_logo() argument
51 if (depth >= 1) { in fb_find_logo()
62 if (depth >= 4) { in fb_find_logo()
73 if (depth >= 8) { in fb_find_logo()
|
| /drivers/media/test-drivers/ |
| D | vim2m.c | 86 int depth; member
94 .depth = 16,
98 .depth = 16,
102 .depth = 24,
106 .depth = 24,
110 .depth = 16,
114 .depth = 8,
118 .depth = 8,
122 .depth = 8,
126 .depth = 8,
[all …]
|
| /drivers/gpu/drm/nouveau/dispnv50/ |
| D | headc57d.c | 35 u8 depth; in headc57d_or() local
41 switch (asyh->or.depth) { in headc57d_or()
42 case 6: depth = 5; break; in headc57d_or()
43 case 5: depth = 4; break; in headc57d_or()
44 case 2: depth = 1; break; in headc57d_or()
45 case 0: depth = 4; break; in headc57d_or()
47 depth = asyh->or.depth; in headc57d_or()
59 NVVAL(NVC57D, HEAD_SET_CONTROL_OUTPUT_RESOURCE, PIXEL_DEPTH, depth) | in headc57d_or()
|
| /drivers/media/platform/rockchip/rga/ |
| D | rga.c | 192 .depth = 32,
201 .depth = 32,
210 .depth = 32,
219 .depth = 24,
228 .depth = 24,
237 .depth = 16,
246 .depth = 16,
255 .depth = 16,
264 .depth = 12,
273 .depth = 16,
[all …]
|
| /drivers/media/platform/samsung/exynos-gsc/ |
| D | gsc-core.c | 31 .depth = { 16 },
37 .depth = { 32 },
43 .depth = { 16 },
52 .depth = { 16 },
61 .depth = { 16 },
70 .depth = { 16 },
79 .depth = { 32 },
87 .depth = { 16 },
95 .depth = { 16 },
103 .depth = { 8, 8 },
[all …]
|
| /drivers/gpu/drm/amd/display/dc/dce/ |
| D | dce_transform.c | 583 enum dc_color_depth depth) in set_clamp() argument
592 switch (depth) { in set_clamp()
661 enum dcp_out_trunc_round_depth depth) in set_round() argument
667 switch (depth) { in set_round()
790 enum dc_color_depth depth, in program_bit_depth_reduction() argument
797 ASSERT(depth <= COLOR_DEPTH_121212); /* Invalid clamp bit depth */ in program_bit_depth_reduction()
826 set_clamp(xfm_dce, depth); in program_bit_depth_reduction()
850 enum dc_color_depth depth, in dce60_program_bit_depth_reduction() argument
857 ASSERT(depth <= COLOR_DEPTH_121212); /* Invalid clamp bit depth */ in dce60_program_bit_depth_reduction()
900 enum lb_pixel_depth depth, in dce_transform_get_max_num_of_supported_lines() argument
[all …]
|
| /drivers/video/fbdev/ |
| D | sunxvr2500.c | 28 unsigned int depth; member
38 sp->depth = of_getintprop_default(sp->of_node, "depth", 8); in s3d_get_props()
92 if (sp->depth == 32 || sp->depth == 24) in s3d_set_fbinfo()
101 var->bits_per_pixel = sp->depth; in s3d_set_fbinfo()
172 switch (sp->depth) { in s3d_pci_register()
|