Home
last modified time | relevance | path

Searched refs:disp_int (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/radeon/
Drs600.c727 rdev->irq.stat_regs.r500.disp_int = RREG32(R_007EDC_DISP_INTERRUPT_STATUS); in rs600_irq_ack()
728 if (G_007EDC_LB_D1_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { in rs600_irq_ack()
732 if (G_007EDC_LB_D2_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { in rs600_irq_ack()
736 if (G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { in rs600_irq_ack()
741 if (G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { in rs600_irq_ack()
747 rdev->irq.stat_regs.r500.disp_int = 0; in rs600_irq_ack()
787 !rdev->irq.stat_regs.r500.disp_int && in rs600_irq_process()
792 rdev->irq.stat_regs.r500.disp_int || in rs600_irq_process()
799 if (G_007EDC_LB_D1_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { in rs600_irq_process()
808 if (G_007EDC_LB_D2_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) { in rs600_irq_process()
[all …]
Dr600.c3917 rdev->irq.stat_regs.r600.disp_int = RREG32(DCE3_DISP_INTERRUPT_STATUS); in r600_irq_ack()
3928 rdev->irq.stat_regs.r600.disp_int = RREG32(DISP_INTERRUPT_STATUS); in r600_irq_ack()
3941 if (rdev->irq.stat_regs.r600.disp_int & LB_D1_VBLANK_INTERRUPT) in r600_irq_ack()
3943 if (rdev->irq.stat_regs.r600.disp_int & LB_D1_VLINE_INTERRUPT) in r600_irq_ack()
3945 if (rdev->irq.stat_regs.r600.disp_int & LB_D2_VBLANK_INTERRUPT) in r600_irq_ack()
3947 if (rdev->irq.stat_regs.r600.disp_int & LB_D2_VLINE_INTERRUPT) in r600_irq_ack()
3949 if (rdev->irq.stat_regs.r600.disp_int & DC_HPD1_INTERRUPT) { in r600_irq_ack()
3960 if (rdev->irq.stat_regs.r600.disp_int & DC_HPD2_INTERRUPT) { in r600_irq_ack()
4135 if (!(rdev->irq.stat_regs.r600.disp_int & LB_D1_VBLANK_INTERRUPT)) in r600_irq_process()
4145 rdev->irq.stat_regs.r600.disp_int &= ~LB_D1_VBLANK_INTERRUPT; in r600_irq_process()
[all …]
Devergreen.c4618 u32 *disp_int = rdev->irq.stat_regs.evergreen.disp_int; in evergreen_irq_ack() local
4622 disp_int[i] = RREG32(evergreen_disp_int_status[i]); in evergreen_irq_ack()
4637 if (disp_int[j] & LB_D1_VBLANK_INTERRUPT) in evergreen_irq_ack()
4640 if (disp_int[j] & LB_D1_VLINE_INTERRUPT) in evergreen_irq_ack()
4647 if (disp_int[i] & DC_HPD1_INTERRUPT) in evergreen_irq_ack()
4652 if (disp_int[i] & DC_HPD1_RX_INTERRUPT) in evergreen_irq_ack()
4705 u32 *disp_int = rdev->irq.stat_regs.evergreen.disp_int; in evergreen_irq_process() local
4777 if (!(disp_int[crtc_idx] & mask)) { in evergreen_irq_process()
4782 disp_int[crtc_idx] &= ~mask; in evergreen_irq_process()
4815 if (!(disp_int[hpd_idx] & mask)) in evergreen_irq_process()
[all …]
Dsi.c6147 u32 *disp_int = rdev->irq.stat_regs.evergreen.disp_int; in si_irq_ack() local
6154 disp_int[i] = RREG32(si_disp_int_status[i]); in si_irq_ack()
6168 if (disp_int[j] & LB_D1_VBLANK_INTERRUPT) in si_irq_ack()
6171 if (disp_int[j] & LB_D1_VLINE_INTERRUPT) in si_irq_ack()
6178 if (disp_int[i] & DC_HPD1_INTERRUPT) in si_irq_ack()
6183 if (disp_int[i] & DC_HPD1_RX_INTERRUPT) in si_irq_ack()
6246 u32 *disp_int = rdev->irq.stat_regs.evergreen.disp_int; in si_irq_process() local
6317 if (!(disp_int[crtc_idx] & mask)) { in si_irq_process()
6322 disp_int[crtc_idx] &= ~mask; in si_irq_process()
6355 if (!(disp_int[hpd_idx] & mask)) in si_irq_process()
[all …]
Dcik.c7289 rdev->irq.stat_regs.cik.disp_int = RREG32(DISP_INTERRUPT_STATUS); in cik_irq_ack()
7320 if (rdev->irq.stat_regs.cik.disp_int & LB_D1_VBLANK_INTERRUPT) in cik_irq_ack()
7322 if (rdev->irq.stat_regs.cik.disp_int & LB_D1_VLINE_INTERRUPT) in cik_irq_ack()
7363 if (rdev->irq.stat_regs.cik.disp_int & DC_HPD1_INTERRUPT) { in cik_irq_ack()
7393 if (rdev->irq.stat_regs.cik.disp_int & DC_HPD1_RX_INTERRUPT) { in cik_irq_ack()
7584 if (!(rdev->irq.stat_regs.cik.disp_int & LB_D1_VBLANK_INTERRUPT)) in cik_irq_process()
7594 rdev->irq.stat_regs.cik.disp_int &= ~LB_D1_VBLANK_INTERRUPT; in cik_irq_process()
7599 if (!(rdev->irq.stat_regs.cik.disp_int & LB_D1_VLINE_INTERRUPT)) in cik_irq_process()
7602 rdev->irq.stat_regs.cik.disp_int &= ~LB_D1_VLINE_INTERRUPT; in cik_irq_process()
7774 if (!(rdev->irq.stat_regs.cik.disp_int & DC_HPD1_INTERRUPT)) in cik_irq_process()
[all …]
Dradeon.h746 u32 disp_int; member
751 u32 disp_int; member
761 u32 disp_int[6]; member
767 u32 disp_int; member
/drivers/gpu/drm/amd/amdgpu/
Ddce_v8_0.c3057 uint32_t disp_int = RREG32(interrupt_status_offsets[crtc].reg); in dce_v8_0_crtc_irq() local
3063 if (disp_int & interrupt_status_offsets[crtc].vblank) in dce_v8_0_crtc_irq()
3074 if (disp_int & interrupt_status_offsets[crtc].vline) in dce_v8_0_crtc_irq()
3169 uint32_t disp_int, mask, tmp; in dce_v8_0_hpd_irq() local
3178 disp_int = RREG32(interrupt_status_offsets[hpd].reg); in dce_v8_0_hpd_irq()
3181 if (disp_int & mask) { in dce_v8_0_hpd_irq()
Ddce_v6_0.c2964 uint32_t disp_int = RREG32(interrupt_status_offsets[crtc].reg); in dce_v6_0_crtc_irq() local
2970 if (disp_int & interrupt_status_offsets[crtc].vblank) in dce_v6_0_crtc_irq()
2981 if (disp_int & interrupt_status_offsets[crtc].vline) in dce_v6_0_crtc_irq()
3076 uint32_t disp_int, mask, tmp; in dce_v6_0_hpd_irq() local
3085 disp_int = RREG32(interrupt_status_offsets[hpd].reg); in dce_v6_0_hpd_irq()
3088 if (disp_int & mask) { in dce_v6_0_hpd_irq()
Ddce_v10_0.c3242 uint32_t disp_int = RREG32(interrupt_status_offsets[crtc].reg); in dce_v10_0_crtc_irq() local
3247 if (disp_int & interrupt_status_offsets[crtc].vblank) in dce_v10_0_crtc_irq()
3259 if (disp_int & interrupt_status_offsets[crtc].vline) in dce_v10_0_crtc_irq()
3279 uint32_t disp_int, mask; in dce_v10_0_hpd_irq() local
3288 disp_int = RREG32(interrupt_status_offsets[hpd].reg); in dce_v10_0_hpd_irq()
3291 if (disp_int & mask) { in dce_v10_0_hpd_irq()
Ddce_v11_0.c3365 uint32_t disp_int = RREG32(interrupt_status_offsets[crtc].reg); in dce_v11_0_crtc_irq() local
3371 if (disp_int & interrupt_status_offsets[crtc].vblank) in dce_v11_0_crtc_irq()
3383 if (disp_int & interrupt_status_offsets[crtc].vline) in dce_v11_0_crtc_irq()
3403 uint32_t disp_int, mask; in dce_v11_0_hpd_irq() local
3412 disp_int = RREG32(interrupt_status_offsets[hpd].reg); in dce_v11_0_hpd_irq()
3415 if (disp_int & mask) { in dce_v11_0_hpd_irq()