Home
last modified time | relevance | path

Searched refs:extclk (Results 1 – 10 of 10) sorted by relevance

/drivers/rtc/
Drtc-ftrtc010.c35 struct clk *extclk; member
133 rtc->extclk = devm_clk_get(dev, "EXTCLK"); in ftrtc010_rtc_probe()
134 if (IS_ERR(rtc->extclk)) { in ftrtc010_rtc_probe()
137 ret = clk_prepare_enable(rtc->extclk); in ftrtc010_rtc_probe()
188 clk_disable_unprepare(rtc->extclk); in ftrtc010_rtc_probe()
198 if (!IS_ERR(rtc->extclk)) in ftrtc010_rtc_remove()
199 clk_disable_unprepare(rtc->extclk); in ftrtc010_rtc_remove()
/drivers/regulator/
Dmax8649.c54 unsigned extclk:1; member
204 info->extclk = pdata->extclk; in max8649_regulator_probe()
205 data = (info->extclk) ? MAX8649_SYNC_EXTCLK : 0; in max8649_regulator_probe()
208 if (info->extclk) { in max8649_regulator_probe()
/drivers/mfd/
Dwcd934x.c224 ddata->extclk = devm_clk_get(dev, "extclk"); in wcd934x_slim_probe()
225 if (IS_ERR(ddata->extclk)) { in wcd934x_slim_probe()
227 return PTR_ERR(ddata->extclk); in wcd934x_slim_probe()
/drivers/media/i2c/
Dar0521.c98 struct clk *extclk; member
718 clk_disable_unprepare(sensor->extclk); in ar0521_power_off()
746 ret = clk_prepare_enable(sensor->extclk); in ar0521_power_on()
950 sensor->extclk = devm_clk_get(dev, "extclk"); in ar0521_probe()
951 if (IS_ERR(sensor->extclk)) { in ar0521_probe()
953 return PTR_ERR(sensor->extclk); in ar0521_probe()
956 sensor->extclk_freq = clk_get_rate(sensor->extclk); in ar0521_probe()
Dov8865.c697 struct clk *extclk; member
2427 ret = clk_prepare_enable(sensor->extclk); in ov8865_sensor_power()
2442 clk_disable_unprepare(sensor->extclk); in ov8865_sensor_power()
3014 sensor->extclk = devm_clk_get(dev, NULL); in ov8865_probe()
3015 if (PTR_ERR(sensor->extclk) == -ENOENT) { in ov8865_probe()
3017 sensor->extclk = NULL; in ov8865_probe()
3018 } else if (IS_ERR(sensor->extclk)) { in ov8865_probe()
3020 ret = PTR_ERR(sensor->extclk); in ov8865_probe()
3035 if (!ret && sensor->extclk) { in ov8865_probe()
3036 ret = clk_set_rate(sensor->extclk, rate); in ov8865_probe()
[all …]
/drivers/hwmon/
Dltc2947-core.c962 struct clk *extclk; in ltc2947_setup() local
985 extclk = devm_clk_get_optional_enabled(st->dev, NULL); in ltc2947_setup()
986 if (IS_ERR(extclk)) in ltc2947_setup()
987 return dev_err_probe(st->dev, PTR_ERR(extclk), in ltc2947_setup()
990 if (extclk) { in ltc2947_setup()
996 rate_hz = clk_get_rate(extclk); in ltc2947_setup()
/drivers/clk/
Dclk-versaclock5.c678 const u8 extclk = VC5_OUT_DIV_CONTROL_SELB_NORM | in vc5_clk_out_get_parent() local
695 if (src == extclk) in vc5_clk_out_get_parent()
711 const u8 extclk = VC5_OUT_DIV_CONTROL_SELB_NORM | in vc5_clk_out_set_parent() local
718 src |= extclk; in vc5_clk_out_set_parent()
/drivers/gpu/drm/rcar-du/
Drcar_du_crtc.c218 unsigned long extclk; in rcar_du_crtc_set_display_timing() local
226 extclk = clk_get_rate(rcrtc->extclock); in rcar_du_crtc_set_display_timing()
227 rcar_du_dpll_divider(rcrtc, &dpll, extclk, target); in rcar_du_crtc_set_display_timing()
/drivers/spi/
Dspi-omap2-mcspi.c900 u32 l = 0, clkd = 0, div, extclk = 0, clkg = 0; in omap2_mcspi_setup_transfer() local
923 extclk = (div - 1) >> 4; in omap2_mcspi_setup_transfer()
961 cs->chctrl0 |= extclk << 8; in omap2_mcspi_setup_transfer()
/drivers/media/dvb-frontends/
Dstv0910.c77 u32 extclk; member
796 u32 quartz = state->base->extclk / 1000000; in set_mclock()
1802 base->extclk = cfg->clk ? cfg->clk : 30000000; in stv0910_attach()