Home
last modified time | relevance | path

Searched refs:integrated_info (Results 1 – 16 of 16) sorted by relevance

/drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/
Ddce_clk_mgr.c278 if (bp->integrated_info) in dce_clock_read_integrated_info()
279 clk_mgr_dce->base.dentist_vco_freq_khz = bp->integrated_info->dentist_vco_freq; in dce_clock_read_integrated_info()
314 if (bp->integrated_info) in dce_clock_read_integrated_info()
315 if (bp->integrated_info->disp_clk_voltage[i].max_supported_clk >= 100000) in dce_clock_read_integrated_info()
317 bp->integrated_info->disp_clk_voltage[i].max_supported_clk; in dce_clock_read_integrated_info()
320 if (!debug->disable_dfs_bypass && bp->integrated_info) in dce_clock_read_integrated_info()
321 if (bp->integrated_info->gpu_cap_info & DFS_BYPASS_ENABLE) in dce_clock_read_integrated_info()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/
Drv1_clk_mgr.c336 if (bp->integrated_info) in rv1_clk_mgr_construct()
337 clk_mgr->base.dentist_vco_freq_khz = bp->integrated_info->dentist_vco_freq; in rv1_clk_mgr_construct()
344 if (!debug->disable_dfs_bypass && bp->integrated_info) in rv1_clk_mgr_construct()
345 if (bp->integrated_info->gpu_cap_info & DFS_BYPASS_ENABLE) in rv1_clk_mgr_construct()
/drivers/gpu/drm/amd/display/dc/core/
Ddc_link.c1552 struct integrated_info *info; in dc_link_construct_legacy()
1776 if (bios->integrated_info) in dc_link_construct_legacy()
1777 memcpy(info, bios->integrated_info, sizeof(*info)); in dc_link_construct_legacy()
2201 struct integrated_info *integrated_info = in get_ext_hdmi_settings() local
2202 pipe_ctx->stream->ctx->dc_bios->integrated_info; in get_ext_hdmi_settings()
2204 if (integrated_info == NULL) in get_ext_hdmi_settings()
2214 if (integrated_info->gpu_cap_info & 0x20) { in get_ext_hdmi_settings()
2217 settings->slv_addr = integrated_info->dp0_ext_hdmi_slv_addr; in get_ext_hdmi_settings()
2218 settings->reg_num = integrated_info->dp0_ext_hdmi_6g_reg_num; in get_ext_hdmi_settings()
2219 settings->reg_num_6g = integrated_info->dp0_ext_hdmi_6g_reg_num; in get_ext_hdmi_settings()
[all …]
/drivers/gpu/drm/amd/display/dc/
Ddc_bios_types.h181 struct integrated_info *integrated_info; member
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn201/
Ddcn201_clk_mgr.c211 if (!debug->disable_dfs_bypass && bp->integrated_info) in dcn201_clk_mgr_construct()
212 if (bp->integrated_info->gpu_cap_info & DFS_BYPASS_ENABLE) in dcn201_clk_mgr_construct()
/drivers/gpu/drm/amd/display/dc/dce/
Ddce_clk_mgr.c347 struct integrated_info info = { { { 0 } } }; in dce_clock_read_integrated_info()
351 if (bp->integrated_info) in dce_clock_read_integrated_info()
352 info = *bp->integrated_info; in dce_clock_read_integrated_info()
396 if (!debug->disable_dfs_bypass && bp->integrated_info) in dce_clock_read_integrated_info()
397 if (bp->integrated_info->gpu_cap_info & DFS_BYPASS_ENABLE) in dce_clock_read_integrated_info()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/
Ddcn316_clk_mgr.c491 struct integrated_info *bios_info, in dcn316_clk_mgr_helper_populate_bw_params()
678 if (ctx->dc_bios->integrated_info->memory_type == LpDdr5MemType) { in dcn316_clk_mgr_construct()
701 if (ctx->dc_bios && ctx->dc_bios->integrated_info) { in dcn316_clk_mgr_construct()
704 ctx->dc_bios->integrated_info, in dcn316_clk_mgr_construct()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/
Dvg_clk_mgr.c561 struct integrated_info *bios_info, in vg_clk_mgr_helper_populate_bw_params()
724 if (ctx->dc_bios->integrated_info->memory_type == LpDdr5MemType) { in vg_clk_mgr_construct()
739 if (ctx->dc_bios && ctx->dc_bios->integrated_info) { in vg_clk_mgr_construct()
742 ctx->dc_bios->integrated_info, in vg_clk_mgr_construct()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/
Drn_clk_mgr.c639 …struct clk_bw_params *bw_params, struct dpm_clocks *clock_table, struct integrated_info *bios_info) in rn_clk_mgr_helper_populate_bw_params()
748 if (ctx->dc_bios->integrated_info->memory_type == LpDdr4MemType) { in rn_clk_mgr_construct()
781 ctx->dc_bios && ctx->dc_bios->integrated_info) { in rn_clk_mgr_construct()
782 …r_helper_populate_bw_params (clk_mgr->base.bw_params, &clock_table, ctx->dc_bios->integrated_info); in rn_clk_mgr_construct()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
Ddcn31_clk_mgr.c559 struct integrated_info *bios_info, in dcn31_clk_mgr_helper_populate_bw_params()
731 if (ctx->dc_bios->integrated_info->memory_type == LpDdr5MemType) { in dcn31_clk_mgr_construct()
794 if (ctx->dc_bios && ctx->dc_bios->integrated_info) { in dcn31_clk_mgr_construct()
797 ctx->dc_bios->integrated_info, in dcn31_clk_mgr_construct()
/drivers/gpu/drm/amd/display/dc/bios/
Dbios_parser2.c94 kfree(bp->base.integrated_info); in bios_parser2_destruct()
1021 if (bp->base.integrated_info) { in get_ss_info_v4_5()
1022 …DC_LOG_BIOS("gpuclk_ss_percentage (unit of 0.001 percent): %d\n", bp->base.integrated_info->gpuclk… in get_ss_info_v4_5()
1024 bp->base.integrated_info->gpuclk_ss_percentage; in get_ss_info_v4_5()
1026 bp->base.integrated_info->gpuclk_ss_type; in get_ss_info_v4_5()
2434 struct integrated_info *info) in get_integrated_info_v11()
2650 struct integrated_info *info) in get_integrated_info_v2_1()
2811 struct integrated_info *info) in get_integrated_info_v2_2()
2931 struct integrated_info *info) in construct_integrated_info()
3105 static struct integrated_info *bios_parser_create_integrated_info( in bios_parser_create_integrated_info()
[all …]
Dbios_parser.c117 kfree(bp->base.integrated_info); in bios_parser_destruct()
2228 struct integrated_info *info) in get_integrated_info_v8()
2378 struct integrated_info *info) in get_integrated_info_v9()
2515 struct integrated_info *info) in construct_integrated_info()
2564 static struct integrated_info *bios_parser_create_integrated_info( in bios_parser_create_integrated_info()
2568 struct integrated_info *info = NULL; in bios_parser_create_integrated_info()
2570 info = kzalloc(sizeof(struct integrated_info), GFP_KERNEL); in bios_parser_create_integrated_info()
2917 bp->base.integrated_info = bios_parser_create_integrated_info(&bp->base); in bios_parser_construct()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/
Ddcn315_clk_mgr.c476 struct integrated_info *bios_info, in dcn315_clk_mgr_helper_populate_bw_params()
660 if (ctx->dc_bios->integrated_info->memory_type == LpDdr5MemType) { in dcn315_clk_mgr_construct()
723 if (ctx->dc_bios && ctx->dc_bios->integrated_info) { in dcn315_clk_mgr_construct()
726 ctx->dc_bios->integrated_info, in dcn315_clk_mgr_construct()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
Ddcn314_clk_mgr.c572 struct integrated_info *bios_info, in dcn314_clk_mgr_helper_populate_bw_params()
778 if (ctx->dc_bios->integrated_info->memory_type == LpDdr5MemType) in dcn314_clk_mgr_construct()
841 …if (ctx->dc_bios && ctx->dc_bios->integrated_info && ctx->dc->config.use_default_clock_table == fa… in dcn314_clk_mgr_construct()
844 ctx->dc_bios->integrated_info, in dcn314_clk_mgr_construct()
/drivers/gpu/drm/amd/display/include/
Dgrph_object_ctrl_defs.h299 struct integrated_info { struct
/drivers/gpu/drm/amd/display/dc/dcn201/
Ddcn201_resource.c1060 if (link->ctx->dc_bios->integrated_info) in dcn201_link_init()
1061 link->dp_ss_off = !link->ctx->dc_bios->integrated_info->dp_ss_control; in dcn201_link_init()