Home
last modified time | relevance | path

Searched refs:ips (Results 1 – 25 of 27) sorted by relevance

12

/drivers/platform/x86/
Dintel_ips.c228 #define thm_readb(off) readb(ips->regmap + (off))
229 #define thm_readw(off) readw(ips->regmap + (off))
230 #define thm_readl(off) readl(ips->regmap + (off))
231 #define thm_readq(off) readq(ips->regmap + (off))
233 #define thm_writeb(off, val) writeb((val), ips->regmap + (off))
234 #define thm_writew(off, val) writew((val), ips->regmap + (off))
235 #define thm_writel(off, val) writel((val), ips->regmap + (off))
335 ips_gpu_turbo_enabled(struct ips_driver *ips);
346 static bool ips_cpu_busy(struct ips_driver *ips) in ips_cpu_busy() argument
364 static void ips_cpu_raise(struct ips_driver *ips) in ips_cpu_raise() argument
[all …]
/drivers/gpu/drm/i915/gt/
Dintel_rps.c286 rps->ips.m = cparams[i].m; in gen5_rps_init()
287 rps->ips.c = cparams[i].c; in gen5_rps_init()
308 __ips_chipset_val(struct intel_ips *ips) in __ips_chipset_val() argument
311 rps_to_uncore(container_of(ips, struct intel_rps, ips)); in __ips_chipset_val()
324 dt = now - ips->last_time1; in __ips_chipset_val()
326 return ips->chipset_power; in __ips_chipset_val()
333 delta = total - ips->last_count1; in __ips_chipset_val()
335 result = div_u64(div_u64(ips->m * delta, dt) + ips->c, 10); in __ips_chipset_val()
337 ips->last_count1 = total; in __ips_chipset_val()
338 ips->last_time1 = now; in __ips_chipset_val()
[all …]
Dintel_rps_types.h114 struct intel_ips ips; member
/drivers/iommu/
Dio-pgtable-arm.c874 tcr->ips = ARM_LPAE_TCR_PS_32_BIT; in arm_64_lpae_alloc_pgtable_s1()
877 tcr->ips = ARM_LPAE_TCR_PS_36_BIT; in arm_64_lpae_alloc_pgtable_s1()
880 tcr->ips = ARM_LPAE_TCR_PS_40_BIT; in arm_64_lpae_alloc_pgtable_s1()
883 tcr->ips = ARM_LPAE_TCR_PS_42_BIT; in arm_64_lpae_alloc_pgtable_s1()
886 tcr->ips = ARM_LPAE_TCR_PS_44_BIT; in arm_64_lpae_alloc_pgtable_s1()
889 tcr->ips = ARM_LPAE_TCR_PS_48_BIT; in arm_64_lpae_alloc_pgtable_s1()
892 tcr->ips = ARM_LPAE_TCR_PS_52_BIT; in arm_64_lpae_alloc_pgtable_s1()
/drivers/net/wireless/realtek/rtlwifi/rtl8188ee/
Dsw.c367 module_param_named(ips, rtl88ee_mod_params.inactiveps, bool, 0444);
375 MODULE_PARM_DESC(ips, "Set to 0 to not use link power save (default 1)\n");
/drivers/net/wireless/realtek/rtlwifi/rtl8192ee/
Dsw.c354 module_param_named(ips, rtl92ee_mod_params.inactiveps, bool, 0444);
363 MODULE_PARM_DESC(ips, "Set to 0 to not use link power save (default 1)\n");
/drivers/net/wireless/realtek/rtlwifi/rtl8723ae/
Dsw.c362 module_param_named(ips, rtl8723e_mod_params.inactiveps, bool, 0444);
370 MODULE_PARM_DESC(ips, "Set to 0 to not use link power save (default 1)\n");
/drivers/net/wireless/realtek/rtlwifi/rtl8723be/
Dsw.c368 module_param_named(ips, rtl8723be_mod_params.inactiveps, bool, 0444);
377 MODULE_PARM_DESC(ips, "Set to 0 to not use link power save (default 1)\n");
/drivers/net/wireless/realtek/rtlwifi/rtl8192ce/
Dsw.c352 module_param_named(ips, rtl92ce_mod_params.inactiveps, bool, 0444);
357 MODULE_PARM_DESC(ips, "Set to 0 to not use link power save (default 1)\n");
/drivers/net/wireless/realtek/rtlwifi/rtl8192de/
Dsw.c350 module_param_named(ips, rtl92de_mod_params.inactiveps, bool, 0444);
356 MODULE_PARM_DESC(ips, "Set to 0 to not use link power save (default 1)\n");
/drivers/net/wireless/realtek/rtlwifi/rtl8821ae/
Dsw.c418 module_param_named(ips, rtl8821ae_mod_params.inactiveps, bool, 0444);
427 MODULE_PARM_DESC(ips, "Set to 0 to not use link power save (default 1)\n");
/drivers/net/wireless/realtek/rtlwifi/rtl8192se/
Dsw.c399 module_param_named(ips, rtl92se_mod_params.inactiveps, bool, 0444);
404 MODULE_PARM_DESC(ips, "Set to 0 to not use link power save (default 1)\n");
/drivers/gpu/drm/i915/gvt/
Dgtt.c548 struct intel_gvt_gtt_entry *entry, bool ips) in update_entry_type_for_real() argument
557 if (ips) in update_entry_type_for_real()
1077 u32 ips = vgpu_vreg_t(vgpu, GEN8_GAMW_ECO_DEV_RW_IA) & in vgpu_ips_enabled() local
1080 return ips == GAMW_ECO_ENABLE_64K_IPS_FIELD; in vgpu_ips_enabled()
1095 bool ips = false; in ppgtt_populate_spt_by_guest_entry() local
1101 ips = vgpu_ips_enabled(vgpu) && ops->test_ips(we); in ppgtt_populate_spt_by_guest_entry()
1107 if (ips != spt->guest_page.pde_ips) { in ppgtt_populate_spt_by_guest_entry()
1108 spt->guest_page.pde_ips = ips; in ppgtt_populate_spt_by_guest_entry()
1126 spt = ppgtt_alloc_spt_gfn(vgpu, type, ops->get_pfn(we), ips); in ppgtt_populate_spt_by_guest_entry()
Dhandlers.c212 u32 ips = (*(u32 *)p_data) & GAMW_ECO_ENABLE_64K_IPS_FIELD; in gamw_echo_dev_rw_ia_write() local
215 if (ips == GAMW_ECO_ENABLE_64K_IPS_FIELD) in gamw_echo_dev_rw_ia_write()
217 else if (!ips) in gamw_echo_dev_rw_ia_write()
225 ips); in gamw_echo_dev_rw_ia_write()
/drivers/net/wireless/marvell/mwifiex/
Dcfg80211.c3288 __be32 ips[MWIFIEX_MAX_SUPPORTED_IPADDR]; in mwifiex_set_auto_arp_mef_entry() local
3295 memset(ips, 0, sizeof(ips)); in mwifiex_set_auto_arp_mef_entry()
3304 ips[i] = ifa->ifa_local; in mwifiex_set_auto_arp_mef_entry()
3310 if (!ips[i]) in mwifiex_set_auto_arp_mef_entry()
3314 (u8 *)&ips[i], sizeof(ips[i])); in mwifiex_set_auto_arp_mef_entry()
3317 sizeof(ips[i]); in mwifiex_set_auto_arp_mef_entry()
/drivers/scsi/
DMakefile76 obj-$(CONFIG_SCSI_IPS) += ips.o
Dips.c203 static char *ips = NULL; variable
204 module_param(ips, charp, 0);
564 if (ips) in ips_detect()
565 ips_setup(ips); in ips_detect()
/drivers/net/wireless/ath/ath6kl/
Dcfg80211.c2134 __be32 ips[MAX_IP_ADDRS]; in ath6kl_wow_suspend_vif() local
2198 memset(&ips, 0, sizeof(ips)); in ath6kl_wow_suspend_vif()
2202 ips[index] = ifa->ifa_local; in ath6kl_wow_suspend_vif()
2212 ret = ath6kl_wmi_set_ip_cmd(ar->wmi, vif->fw_vif_idx, ips[0], ips[1]); in ath6kl_wow_suspend_vif()
Dwmi.h2087 __be32 ips[MAX_IP_ADDRS]; member
Dwmi.c2697 cmd->ips[0] = ips0; in ath6kl_wmi_set_ip_cmd()
2698 cmd->ips[1] = ips1; in ath6kl_wmi_set_ip_cmd()
/drivers/net/ethernet/aquantia/atlantic/hw_atl/
Dhw_atl_utils.h225 struct offload_ip_info ips; member
/drivers/iommu/arm/arm-smmu/
Darm-smmu.h407 return FIELD_PREP(ARM_SMMU_TCR2_PASIZE, cfg->arm_lpae_s1_cfg.tcr.ips) | in arm_smmu_lpae_tcr2()
/drivers/net/dsa/ocelot/
Dfelix_vsc9959.c2110 u32 ips = (e[i].ipv < 0) ? 0 : (e[i].ipv + 8); in vsc9959_psfp_sgi_set() local
2112 ocelot_write_rix(ocelot, ANA_SG_GCL_GS_CONFIG_IPS(ips) | in vsc9959_psfp_sgi_set()
/drivers/gpu/drm/panel/
DKconfig192 320x480 3.0" panel as found in the RS97 V2.1, RG300(non-ips)
/drivers/iommu/arm/arm-smmu-v3/
Darm-smmu-v3.c2132 FIELD_PREP(CTXDESC_CD_0_TCR_IPS, tcr->ips) | in arm_smmu_domain_finalise_s1()

12