Home
last modified time | relevance | path

Searched refs:ixSQ_WAVE_GPR_ALLOC (Results 1 – 19 of 19) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_d.h78 #define ixSQ_WAVE_GPR_ALLOC 0x0015 macro
Dgfx_7_0_d.h1917 #define ixSQ_WAVE_GPR_ALLOC 0x15 macro
Dgfx_7_2_d.h1938 #define ixSQ_WAVE_GPR_ALLOC 0x15 macro
Dgfx_8_1_d.h2105 #define ixSQ_WAVE_GPR_ALLOC 0x15 macro
Dgfx_8_0_d.h2137 #define ixSQ_WAVE_GPR_ALLOC 0x15 macro
/drivers/gpu/drm/amd/amdgpu/
Dgfx_v6_0.c2996 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_GPR_ALLOC); in gfx_v6_0_read_wave_data()
Dgfx_v7_0.c4159 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_GPR_ALLOC); in gfx_v7_0_read_wave_data()
Dgfx_v9_0.c1862 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_GPR_ALLOC); in gfx_v9_0_read_wave_data()
Dgfx_v11_0.c810 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_GPR_ALLOC); in gfx_v11_0_read_wave_data()
Dgfx_v8_0.c5256 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_GPR_ALLOC); in gfx_v8_0_read_wave_data()
Dgfx_v10_0.c4388 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_GPR_ALLOC); in gfx_v10_0_read_wave_data()
/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h7101 #define ixSQ_WAVE_GPR_ALLOC macro
Dgc_9_2_1_offset.h7348 #define ixSQ_WAVE_GPR_ALLOC macro
Dgc_9_4_2_offset.h7649 #define ixSQ_WAVE_GPR_ALLOC macro
Dgc_9_1_offset.h7309 #define ixSQ_WAVE_GPR_ALLOC macro
Dgc_10_1_0_offset.h11162 #define ixSQ_WAVE_GPR_ALLOC macro
Dgc_11_0_0_offset.h11640 #define ixSQ_WAVE_GPR_ALLOC macro
Dgc_11_0_3_offset.h12049 #define ixSQ_WAVE_GPR_ALLOC macro
Dgc_10_3_0_offset.h13412 #define ixSQ_WAVE_GPR_ALLOC macro