Searched refs:ixSQ_WAVE_GPR_ALLOC (Results 1 – 19 of 19) sorted by relevance
/drivers/gpu/drm/amd/include/asic_reg/gca/ |
D | gfx_6_0_d.h | 78 #define ixSQ_WAVE_GPR_ALLOC 0x0015 macro
|
D | gfx_7_0_d.h | 1917 #define ixSQ_WAVE_GPR_ALLOC 0x15 macro
|
D | gfx_7_2_d.h | 1938 #define ixSQ_WAVE_GPR_ALLOC 0x15 macro
|
D | gfx_8_1_d.h | 2105 #define ixSQ_WAVE_GPR_ALLOC 0x15 macro
|
D | gfx_8_0_d.h | 2137 #define ixSQ_WAVE_GPR_ALLOC 0x15 macro
|
/drivers/gpu/drm/amd/amdgpu/ |
D | gfx_v6_0.c | 2996 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_GPR_ALLOC); in gfx_v6_0_read_wave_data()
|
D | gfx_v7_0.c | 4159 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_GPR_ALLOC); in gfx_v7_0_read_wave_data()
|
D | gfx_v9_0.c | 1862 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_GPR_ALLOC); in gfx_v9_0_read_wave_data()
|
D | gfx_v11_0.c | 810 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_GPR_ALLOC); in gfx_v11_0_read_wave_data()
|
D | gfx_v8_0.c | 5256 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_GPR_ALLOC); in gfx_v8_0_read_wave_data()
|
D | gfx_v10_0.c | 4388 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_GPR_ALLOC); in gfx_v10_0_read_wave_data()
|
/drivers/gpu/drm/amd/include/asic_reg/gc/ |
D | gc_9_0_offset.h | 7101 #define ixSQ_WAVE_GPR_ALLOC … macro
|
D | gc_9_2_1_offset.h | 7348 #define ixSQ_WAVE_GPR_ALLOC … macro
|
D | gc_9_4_2_offset.h | 7649 #define ixSQ_WAVE_GPR_ALLOC … macro
|
D | gc_9_1_offset.h | 7309 #define ixSQ_WAVE_GPR_ALLOC … macro
|
D | gc_10_1_0_offset.h | 11162 #define ixSQ_WAVE_GPR_ALLOC … macro
|
D | gc_11_0_0_offset.h | 11640 #define ixSQ_WAVE_GPR_ALLOC … macro
|
D | gc_11_0_3_offset.h | 12049 #define ixSQ_WAVE_GPR_ALLOC … macro
|
D | gc_10_3_0_offset.h | 13412 #define ixSQ_WAVE_GPR_ALLOC … macro
|