Home
last modified time | relevance | path

Searched refs:ixSQ_WAVE_STATUS (Results 1 – 20 of 20) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_d.h89 #define ixSQ_WAVE_STATUS 0x0012 macro
Dgfx_7_0_d.h1913 #define ixSQ_WAVE_STATUS 0x12 macro
Dgfx_7_2_d.h1934 #define ixSQ_WAVE_STATUS 0x12 macro
Dgfx_8_1_d.h2101 #define ixSQ_WAVE_STATUS 0x12 macro
Dgfx_8_0_d.h2133 #define ixSQ_WAVE_STATUS 0x12 macro
/drivers/gpu/drm/amd/amdgpu/
Dgfx_v9_4_2.c1853 wave_status = wave_read_ind(adev, simd, wave, ixSQ_WAVE_STATUS); in gfx_v9_4_2_log_cu_timeout_status()
Dgfx_v6_0.c2988 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_STATUS); in gfx_v6_0_read_wave_data()
Dgfx_v7_0.c4151 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_STATUS); in gfx_v7_0_read_wave_data()
Dgfx_v9_0.c1854 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_STATUS); in gfx_v9_0_read_wave_data()
Dgfx_v11_0.c803 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_STATUS); in gfx_v11_0_read_wave_data()
Dgfx_v8_0.c5248 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_STATUS); in gfx_v8_0_read_wave_data()
Dgfx_v10_0.c4380 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_STATUS); in gfx_v10_0_read_wave_data()
/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h7098 #define ixSQ_WAVE_STATUS macro
Dgc_9_2_1_offset.h7345 #define ixSQ_WAVE_STATUS macro
Dgc_9_4_2_offset.h7646 #define ixSQ_WAVE_STATUS macro
Dgc_9_1_offset.h7306 #define ixSQ_WAVE_STATUS macro
Dgc_10_1_0_offset.h11159 #define ixSQ_WAVE_STATUS macro
Dgc_11_0_0_offset.h11638 #define ixSQ_WAVE_STATUS macro
Dgc_11_0_3_offset.h12047 #define ixSQ_WAVE_STATUS macro
Dgc_10_3_0_offset.h13409 #define ixSQ_WAVE_STATUS macro