Home
last modified time | relevance | path

Searched refs:limit (Results 1 – 25 of 441) sorted by relevance

12345678910>>...18

/drivers/clk/bcm/
Dclk-kona-setup.c21 u32 limit; in ccu_data_offsets_valid() local
23 limit = ccu->range - sizeof(u32); in ccu_data_offsets_valid()
24 limit = round_down(limit, sizeof(u32)); in ccu_data_offsets_valid()
26 if (ccu_policy->enable.offset > limit) { in ccu_data_offsets_valid()
29 ccu->name, ccu_policy->enable.offset, limit); in ccu_data_offsets_valid()
32 if (ccu_policy->control.offset > limit) { in ccu_data_offsets_valid()
35 ccu->name, ccu_policy->control.offset, limit); in ccu_data_offsets_valid()
80 u32 limit; in peri_clk_data_offsets_valid() local
87 limit = range - sizeof(u32); in peri_clk_data_offsets_valid()
88 limit = round_down(limit, sizeof(u32)); in peri_clk_data_offsets_valid()
[all …]
/drivers/gpu/drm/i915/display/
Dintel_dpll.c369 const struct intel_limit *limit, in intel_pll_is_valid() argument
372 if (clock->n < limit->n.min || limit->n.max < clock->n) in intel_pll_is_valid()
374 if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1) in intel_pll_is_valid()
376 if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2) in intel_pll_is_valid()
378 if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1) in intel_pll_is_valid()
386 if (clock->p < limit->p.min || limit->p.max < clock->p) in intel_pll_is_valid()
388 if (clock->m < limit->m.min || limit->m.max < clock->m) in intel_pll_is_valid()
392 if (clock->vco < limit->vco.min || limit->vco.max < clock->vco) in intel_pll_is_valid()
397 if (clock->dot < limit->dot.min || limit->dot.max < clock->dot) in intel_pll_is_valid()
404 i9xx_select_p2_div(const struct intel_limit *limit, in i9xx_select_p2_div() argument
[all …]
/drivers/gpu/drm/gma500/
Doaktrail_crtc.c38 static bool mrst_lvds_find_best_pll(const struct gma_limit_t *limit,
42 static bool mrst_sdvo_find_best_pll(const struct gma_limit_t *limit,
85 const struct gma_limit_t *limit = NULL; in mrst_limit() local
93 limit = &mrst_limits[MRST_LIMIT_LVDS_100L]; in mrst_limit()
96 limit = &mrst_limits[MRST_LIMIT_LVDS_83]; in mrst_limit()
99 limit = &mrst_limits[MRST_LIMIT_LVDS_100]; in mrst_limit()
103 limit = &mrst_limits[MRST_LIMIT_SDVO]; in mrst_limit()
105 limit = NULL; in mrst_limit()
109 return limit; in mrst_limit()
125 static bool mrst_sdvo_find_best_pll(const struct gma_limit_t *limit, in mrst_sdvo_find_best_pll() argument
[all …]
Dgma_display.c718 const struct gma_limit_t *limit, in gma_pll_is_valid() argument
721 if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1) in gma_pll_is_valid()
723 if (clock->p < limit->p.min || limit->p.max < clock->p) in gma_pll_is_valid()
725 if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2) in gma_pll_is_valid()
727 if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1) in gma_pll_is_valid()
732 if (clock->m < limit->m.min || limit->m.max < clock->m) in gma_pll_is_valid()
734 if (clock->n < limit->n.min || limit->n.max < clock->n) in gma_pll_is_valid()
736 if (clock->vco < limit->vco.min || limit->vco.max < clock->vco) in gma_pll_is_valid()
742 if (clock->dot < limit->dot.min || limit->dot.max < clock->dot) in gma_pll_is_valid()
748 bool gma_find_best_pll(const struct gma_limit_t *limit, in gma_find_best_pll() argument
[all …]
/drivers/gpu/drm/radeon/
Dkv_smc.c75 u32 smc_address, u32 limit) in kv_set_smc_sram_address() argument
79 if ((smc_address + 3) > limit) in kv_set_smc_sram_address()
89 u32 *value, u32 limit) in kv_read_smc_sram_dword() argument
93 ret = kv_set_smc_sram_address(rdev, smc_address, limit); in kv_read_smc_sram_dword()
119 const u8 *src, u32 byte_count, u32 limit) in kv_copy_bytes_to_smc() argument
124 if ((smc_start_address + byte_count) > limit) in kv_copy_bytes_to_smc()
134 ret = kv_set_smc_sram_address(rdev, addr, limit); in kv_copy_bytes_to_smc()
160 ret = kv_set_smc_sram_address(rdev, addr, limit); in kv_copy_bytes_to_smc()
173 ret = kv_set_smc_sram_address(rdev, addr, limit); in kv_copy_bytes_to_smc()
188 ret = kv_set_smc_sram_address(rdev, addr, limit); in kv_copy_bytes_to_smc()
[all …]
Drv770_smc.c278 u16 smc_address, u16 limit) in rv770_set_smc_sram_address() argument
284 if ((smc_address + 3) > limit) in rv770_set_smc_sram_address()
297 u16 byte_count, u16 limit) in rv770_copy_bytes_to_smc() argument
306 if ((smc_start_address + byte_count) > limit) in rv770_copy_bytes_to_smc()
316 ret = rv770_set_smc_sram_address(rdev, addr, limit); in rv770_copy_bytes_to_smc()
331 ret = rv770_set_smc_sram_address(rdev, addr, limit); in rv770_copy_bytes_to_smc()
349 ret = rv770_set_smc_sram_address(rdev, addr, limit); in rv770_copy_bytes_to_smc()
467 static void rv770_clear_smc_sram(struct radeon_device *rdev, u16 limit) in rv770_clear_smc_sram() argument
473 for (i = 0; i < limit; i += 4) { in rv770_clear_smc_sram()
474 rv770_set_smc_sram_address(rdev, i, limit); in rv770_clear_smc_sram()
[all …]
Dci_smc.c34 u32 smc_address, u32 limit) in ci_set_smc_sram_address() argument
38 if ((smc_address + 3) > limit) in ci_set_smc_sram_address()
49 const u8 *src, u32 byte_count, u32 limit) in ci_copy_bytes_to_smc() argument
59 if ((smc_start_address + byte_count) > limit) in ci_copy_bytes_to_smc()
69 ret = ci_set_smc_sram_address(rdev, addr, limit); in ci_copy_bytes_to_smc()
84 ret = ci_set_smc_sram_address(rdev, addr, limit); in ci_copy_bytes_to_smc()
101 ret = ci_set_smc_sram_address(rdev, addr, limit); in ci_copy_bytes_to_smc()
186 int ci_load_smc_ucode(struct radeon_device *rdev, u32 limit) in ci_load_smc_ucode() argument
247 u32 smc_address, u32 *value, u32 limit) in ci_read_smc_sram_dword() argument
253 ret = ci_set_smc_sram_address(rdev, smc_address, limit); in ci_read_smc_sram_dword()
[all …]
Dsi_smc.c34 u32 smc_address, u32 limit) in si_set_smc_sram_address() argument
38 if ((smc_address + 3) > limit) in si_set_smc_sram_address()
49 const u8 *src, u32 byte_count, u32 limit) in si_copy_bytes_to_smc() argument
57 if ((smc_start_address + byte_count) > limit) in si_copy_bytes_to_smc()
67 ret = si_set_smc_sram_address(rdev, addr, limit); in si_copy_bytes_to_smc()
82 ret = si_set_smc_sram_address(rdev, addr, limit); in si_copy_bytes_to_smc()
100 ret = si_set_smc_sram_address(rdev, addr, limit); in si_copy_bytes_to_smc()
211 int si_load_smc_ucode(struct radeon_device *rdev, u32 limit) in si_load_smc_ucode() argument
283 u32 *value, u32 limit) in si_read_smc_sram_dword() argument
289 ret = si_set_smc_sram_address(rdev, smc_address, limit); in si_read_smc_sram_dword()
[all …]
/drivers/gpu/drm/amd/pm/legacy-dpm/
Dkv_smc.c78 u32 smc_address, u32 limit) in kv_set_smc_sram_address() argument
82 if ((smc_address + 3) > limit) in kv_set_smc_sram_address()
93 u32 *value, u32 limit) in amdgpu_kv_read_smc_sram_dword() argument
97 ret = kv_set_smc_sram_address(adev, smc_address, limit); in amdgpu_kv_read_smc_sram_dword()
123 const u8 *src, u32 byte_count, u32 limit) in amdgpu_kv_copy_bytes_to_smc() argument
128 if ((smc_start_address + byte_count) > limit) in amdgpu_kv_copy_bytes_to_smc()
138 ret = kv_set_smc_sram_address(adev, addr, limit); in amdgpu_kv_copy_bytes_to_smc()
164 ret = kv_set_smc_sram_address(adev, addr, limit); in amdgpu_kv_copy_bytes_to_smc()
177 ret = kv_set_smc_sram_address(adev, addr, limit); in amdgpu_kv_copy_bytes_to_smc()
192 ret = kv_set_smc_sram_address(adev, addr, limit); in amdgpu_kv_copy_bytes_to_smc()
[all …]
Dsi_smc.c34 u32 smc_address, u32 limit) in si_set_smc_sram_address() argument
38 if ((smc_address + 3) > limit) in si_set_smc_sram_address()
49 const u8 *src, u32 byte_count, u32 limit) in amdgpu_si_copy_bytes_to_smc() argument
57 if ((smc_start_address + byte_count) > limit) in amdgpu_si_copy_bytes_to_smc()
67 ret = si_set_smc_sram_address(adev, addr, limit); in amdgpu_si_copy_bytes_to_smc()
82 ret = si_set_smc_sram_address(adev, addr, limit); in amdgpu_si_copy_bytes_to_smc()
98 ret = si_set_smc_sram_address(adev, addr, limit); in amdgpu_si_copy_bytes_to_smc()
203 int amdgpu_si_load_smc_ucode(struct amdgpu_device *adev, u32 limit) in amdgpu_si_load_smc_ucode() argument
246 u32 *value, u32 limit) in amdgpu_si_read_smc_sram_dword() argument
252 ret = si_set_smc_sram_address(adev, smc_address, limit); in amdgpu_si_read_smc_sram_dword()
[all …]
/drivers/net/wireless/ath/ath9k/
Dcalib.c50 struct ath_nf_limits *limit; in ath9k_hw_get_nf_limits() local
53 limit = &ah->nf_2g; in ath9k_hw_get_nf_limits()
55 limit = &ah->nf_5g; in ath9k_hw_get_nf_limits()
57 return limit; in ath9k_hw_get_nf_limits()
92 struct ath_nf_limits *limit; in ath9k_hw_update_nfcal_hist_buffer() local
99 limit = ath9k_hw_get_nf_limits(ah, ah->curchan); in ath9k_hw_update_nfcal_hist_buffer()
122 if (h[i].privNF > limit->max) { in ath9k_hw_update_nfcal_hist_buffer()
127 i, h[i].privNF, limit->max, in ath9k_hw_update_nfcal_hist_buffer()
140 h[i].privNF = limit->max; in ath9k_hw_update_nfcal_hist_buffer()
374 struct ath_nf_limits *limit; in ath9k_hw_nf_sanitize() local
[all …]
/drivers/gpu/drm/amd/amdgpu/
Damdgpu_eeprom.c185 u16 limit; in amdgpu_eeprom_xfer() local
188 limit = 0; in amdgpu_eeprom_xfer()
190 limit = quirks->max_read_len; in amdgpu_eeprom_xfer()
192 limit = quirks->max_write_len; in amdgpu_eeprom_xfer()
194 if (limit == 0) { in amdgpu_eeprom_xfer()
197 } else if (limit <= EEPROM_OFFSET_SIZE) { in amdgpu_eeprom_xfer()
211 limit -= EEPROM_OFFSET_SIZE; in amdgpu_eeprom_xfer()
214 ps = min(limit, buf_size); in amdgpu_eeprom_xfer()
/drivers/char/tpm/eventlog/
Dtpm2.c47 void *limit = log->bios_event_log_end; in tpm2_bios_measurements_start() local
57 if (addr + size < limit) { in tpm2_bios_measurements_start()
69 if ((addr + size >= limit) || (size == 0)) in tpm2_bios_measurements_start()
77 if ((addr + size >= limit) || (size == 0)) in tpm2_bios_measurements_start()
92 void *limit = log->bios_event_log_end; in tpm2_bios_measurements_next() local
112 if (marker >= limit) in tpm2_bios_measurements_next()
118 if (((v + event_size) >= limit) || (event_size == 0)) in tpm2_bios_measurements_next()
/drivers/net/ethernet/stmicro/stmmac/
Dstmmac_hwtstamp.c83 int limit; in config_addend() local
92 limit = 10; in config_addend()
93 while (limit--) { in config_addend()
98 if (limit < 0) in config_addend()
108 int limit; in adjust_systime() local
135 limit = 10; in adjust_systime()
136 while (limit--) { in adjust_systime()
141 if (limit < 0) in adjust_systime()
/drivers/perf/
Darm_spe_pmu.c380 u64 limit = buf->nr_pages * PAGE_SIZE; in arm_spe_pmu_next_snapshot_off() local
388 if (head < limit >> 1) in arm_spe_pmu_next_snapshot_off()
389 limit >>= 1; in arm_spe_pmu_next_snapshot_off()
395 if (limit - head < spe_pmu->max_record_sz) { in arm_spe_pmu_next_snapshot_off()
396 arm_spe_pmu_pad_buf(handle, limit - head); in arm_spe_pmu_next_snapshot_off()
397 handle->head = PERF_IDX2OFF(limit, buf); in arm_spe_pmu_next_snapshot_off()
398 limit = ((buf->nr_pages * PAGE_SIZE) >> 1) + handle->head; in arm_spe_pmu_next_snapshot_off()
401 return limit; in arm_spe_pmu_next_snapshot_off()
409 u64 limit = bufsize; in __arm_spe_pmu_next_off() local
450 limit = round_down(tail, PAGE_SIZE); in __arm_spe_pmu_next_off()
[all …]
/drivers/infiniband/hw/qib/
Dqib_diag.c344 u32 limit; in qib_read_umem64() local
347 reg_addr = (const u64 __iomem *)qib_remap_ioaddr32(dd, regoffs, &limit); in qib_read_umem64()
348 if (reg_addr == NULL || limit == 0 || !(dd->flags & QIB_PRESENT)) { in qib_read_umem64()
352 if (count >= limit) in qib_read_umem64()
353 count = limit; in qib_read_umem64()
388 u32 limit; in qib_write_umem64() local
391 reg_addr = (u64 __iomem *)qib_remap_ioaddr32(dd, regoffs, &limit); in qib_write_umem64()
392 if (reg_addr == NULL || limit == 0 || !(dd->flags & QIB_PRESENT)) { in qib_write_umem64()
396 if (count >= limit) in qib_write_umem64()
397 count = limit; in qib_write_umem64()
[all …]
/drivers/power/supply/
Dsc2731_charger.c64 u32 limit; member
92 u32 limit) in sc2731_charger_set_current_limit() argument
96 if (limit <= SC2731_CURRENT_LIMIT_100) in sc2731_charger_set_current_limit()
98 else if (limit <= SC2731_CURRENT_LIMIT_500) in sc2731_charger_set_current_limit()
100 else if (limit <= SC2731_CURRENT_LIMIT_900) in sc2731_charger_set_current_limit()
331 if (info->limit > 0 && !info->charging) { in sc2731_charger_work()
333 ret = sc2731_charger_set_current_limit(info, info->limit); in sc2731_charger_work()
337 ret = sc2731_charger_set_current(info, info->limit); in sc2731_charger_work()
346 } else if (!info->limit && info->charging) { in sc2731_charger_work()
357 unsigned long limit, void *data) in sc2731_charger_usb_change() argument
[all …]
/drivers/gpu/drm/amd/pm/powerplay/smumgr/
Dsmu7_smumgr.c38 static int smu7_set_smc_sram_address(struct pp_hwmgr *hwmgr, uint32_t smc_addr, uint32_t limit) in smu7_set_smc_sram_address() argument
41 …PP_ASSERT_WITH_CODE((limit > (smc_addr + 3)), "SMC addr is beyond the SMC RAM area.", return -EINV… in smu7_set_smc_sram_address()
49 …t pp_hwmgr *hwmgr, uint32_t smc_start_address, uint32_t *dest, uint32_t byte_count, uint32_t limit) in smu7_copy_bytes_from_smc() argument
58 …PP_ASSERT_WITH_CODE((limit > (smc_start_address + byte_count)), "SMC address is beyond the SMC RAM… in smu7_copy_bytes_from_smc()
63 smu7_read_smc_sram_dword(hwmgr, addr, &data, limit); in smu7_copy_bytes_from_smc()
73 smu7_read_smc_sram_dword(hwmgr, addr, &data, limit); in smu7_copy_bytes_from_smc()
86 const uint8_t *src, uint32_t byte_count, uint32_t limit) in smu7_copy_bytes_to_smc() argument
95 …PP_ASSERT_WITH_CODE((limit > (smc_start_address + byte_count)), "SMC address is beyond the SMC RAM… in smu7_copy_bytes_to_smc()
103 result = smu7_set_smc_sram_address(hwmgr, addr, limit); in smu7_copy_bytes_to_smc()
119 result = smu7_set_smc_sram_address(hwmgr, addr, limit); in smu7_copy_bytes_to_smc()
[all …]
/drivers/tty/serial/
Dsunhv.c74 int limit = 10000; in receive_chars_getchar() local
76 while (limit-- > 0) { in receive_chars_getchar()
117 int limit = 10000; in receive_chars_read() local
119 while (limit-- > 0) { in receive_chars_read()
271 int limit = 10000; in sunhv_send_xchar() local
278 while (limit-- > 0) { in sunhv_send_xchar()
298 int limit = 10000; in sunhv_break_ctl() local
302 while (limit-- > 0) { in sunhv_break_ctl()
456 int limit = 1000000; in sunhv_console_write_paged() local
458 while (limit--) { in sunhv_console_write_paged()
[all …]
/drivers/vhost/
Diotlb.c75 if (iotlb->limit && in vhost_iotlb_add_range_ctx()
76 iotlb->nmaps == iotlb->limit && in vhost_iotlb_add_range_ctx()
134 void vhost_iotlb_init(struct vhost_iotlb *iotlb, unsigned int limit, in vhost_iotlb_init() argument
138 iotlb->limit = limit; in vhost_iotlb_init()
152 struct vhost_iotlb *vhost_iotlb_alloc(unsigned int limit, unsigned int flags) in vhost_iotlb_alloc() argument
159 vhost_iotlb_init(iotlb, limit, flags); in vhost_iotlb_alloc()
/drivers/gpu/drm/nouveau/nvkm/subdev/bios/
Dshadowacpi.c66 u32 limit = (offset + length + 0xfff) & ~0xfff; in acpi_read_fast() local
68 u32 fetch = limit - start; in acpi_read_fast()
70 if (nvbios_extend(bios, limit) >= 0) { in acpi_read_fast()
87 u32 limit = (offset + length + 0xfff) & ~0xfff; in acpi_read_slow() local
91 if (nvbios_extend(bios, limit) >= 0) { in acpi_read_slow()
92 while (start + fetch < limit) { in acpi_read_slow()
/drivers/usb/mon/
Dmon_text.c101 int cnt, limit; member
413 ptr.limit = rp->printf_size; in mon_text_read_t()
417 ptr.cnt += scnprintf(ptr.pbuf + ptr.cnt, ptr.limit - ptr.cnt, in mon_text_read_t()
452 ptr.limit = rp->printf_size; in mon_text_read_u()
465 ptr.cnt += scnprintf(ptr.pbuf + ptr.cnt, ptr.limit - ptr.cnt, in mon_text_read_u()
523 p->cnt += scnprintf(p->pbuf + p->cnt, p->limit - p->cnt, in mon_text_read_head_t()
541 p->cnt += scnprintf(p->pbuf + p->cnt, p->limit - p->cnt, in mon_text_read_head_u()
552 p->cnt += scnprintf(p->pbuf + p->cnt, p->limit - p->cnt, in mon_text_read_statset()
560 p->cnt += scnprintf(p->pbuf + p->cnt, p->limit - p->cnt, in mon_text_read_statset()
563 p->cnt += scnprintf(p->pbuf + p->cnt, p->limit - p->cnt, in mon_text_read_statset()
[all …]
/drivers/gpu/drm/nouveau/nvkm/subdev/bar/
Dnv50.c112 u64 start, limit, size; in nv50_bar_oneinit() local
133 limit = start + size; in nv50_bar_oneinit()
135 ret = nvkm_vmm_new(device, start, limit-- - start, NULL, 0, in nv50_bar_oneinit()
157 nvkm_wo32(bar->bar2, 0x04, lower_32_bits(limit)); in nv50_bar_oneinit()
159 nvkm_wo32(bar->bar2, 0x0c, upper_32_bits(limit) << 24 | in nv50_bar_oneinit()
173 limit = start + size; in nv50_bar_oneinit()
175 ret = nvkm_vmm_new(device, start, limit-- - start, NULL, 0, in nv50_bar_oneinit()
193 nvkm_wo32(bar->bar1, 0x04, lower_32_bits(limit)); in nv50_bar_oneinit()
195 nvkm_wo32(bar->bar1, 0x0c, upper_32_bits(limit) << 24 | in nv50_bar_oneinit()
/drivers/leds/
Dleds-cpcap.c20 u16 limit; member
28 .limit = 31,
34 .limit = 31,
40 .limit = 31,
47 .limit = 1,
56 .limit = 1,
204 led->led.max_brightness = led->info->limit; in cpcap_led_probe()
/drivers/staging/rtl8712/
Dieee80211.c102 u8 *r8712_get_ie(u8 *pbuf, sint index, uint *len, sint limit) in r8712_get_ie() argument
107 if (limit < 1) in r8712_get_ie()
120 if (i >= limit) in r8712_get_ie()
207 unsigned char *r8712_get_wpa_ie(unsigned char *ie, uint *wpa_ie_len, int limit) in r8712_get_wpa_ie() argument
215 buf = r8712_get_ie(buf, _WPA_IE_ID_, &len, limit); in r8712_get_wpa_ie()
232 limit = limit - (buf - ie) - 2 - len; in r8712_get_wpa_ie()
233 if (limit <= 0) in r8712_get_wpa_ie()
242 int limit) in r8712_get_wpa2_ie() argument
244 return r8712_get_ie(pie, _WPA2_IE_ID_, rsn_ie_len, limit); in r8712_get_wpa2_ie()

12345678910>>...18