Home
last modified time | relevance | path

Searched refs:low_water (Results 1 – 19 of 19) sorted by relevance

/drivers/net/ethernet/intel/ixgb/
Dixgb_param.c353 adapter->hw.fc.low_water = RxFCLowThresh[bd]; in ixgb_check_options()
354 ixgb_validate_option(&adapter->hw.fc.low_water, &opt); in ixgb_check_options()
356 adapter->hw.fc.low_water = opt.def; in ixgb_check_options()
384 if (adapter->hw.fc.high_water < (adapter->hw.fc.low_water + 8)) { in ixgb_check_options()
388 adapter->hw.fc.low_water = DEFAULT_FCRTL; in ixgb_check_options()
Dixgb_hw.c687 (hw->fc.low_water | IXGB_FCRTL_XONE)); in ixgb_setup_fc()
689 IXGB_WRITE_REG(hw, FCRTL, hw->fc.low_water); in ixgb_setup_fc()
Dixgb_hw.h615 u32 low_water; /* Flow Control Low-water */ member
/drivers/net/fddi/skfp/h/
Dhwmtm.h358 #define HWM_RX_CHECK(smc,low_water) {\ argument
359 if ((low_water) >= (smc)->hw.fp.rx_q[QUEUE_R1].rx_used) {\
364 #define HWM_RX_CHECK(smc,low_water) mac_drv_fill_rxd(smc) argument
/drivers/net/ethernet/intel/ixgbe/
Dixgbe_82598.c292 if (!hw->fc.low_water[i] || in ixgbe_fc_enable_82598()
293 hw->fc.low_water[i] >= hw->fc.high_water[i]) { in ixgbe_fc_enable_82598()
384 fcrtl = (hw->fc.low_water[i] << 10) | IXGBE_FCRTL_XONE; in ixgbe_fc_enable_82598()
Dixgbe_dcb_82598.c202 fcrtl = (hw->fc.low_water[i] << 10) | IXGBE_FCRTL_XONE; in ixgbe_dcb_config_pfc_82598()
Dixgbe_dcb_82599.c236 fcrtl = (hw->fc.low_water[i] << 10) | IXGBE_FCRTL_XONE; in ixgbe_dcb_config_pfc_82599()
Dixgbe_common.c2143 if (!hw->fc.low_water[i] || in ixgbe_fc_enable_generic()
2144 hw->fc.low_water[i] >= hw->fc.high_water[i]) { in ixgbe_fc_enable_generic()
2215 fcrtl = (hw->fc.low_water[i] << 10) | IXGBE_FCRTL_XONE; in ixgbe_fc_enable_generic()
Dixgbe_type.h3302 u32 low_water[MAX_TRAFFIC_CLASS]; /* Flow Control Low-water */ member
Dixgbe_main.c5216 hw->fc.low_water[i] = ixgbe_lpbthresh(adapter, i); in ixgbe_pbthresh_setup()
5219 if (hw->fc.low_water[i] > hw->fc.high_water[i]) in ixgbe_pbthresh_setup()
5220 hw->fc.low_water[i] = 0; in ixgbe_pbthresh_setup()
/drivers/net/ethernet/intel/igc/
Digc_hw.h166 u32 low_water; /* Flow control low-water mark */ member
Digc_mac.c97 fcrtl = hw->fc.low_water; in igc_set_fc_watermarks()
Digc_main.c101 fc->low_water = fc->high_water - 16; in igc_reset()
/drivers/net/ethernet/intel/igb/
De1000_hw.h466 u32 low_water; /* Flow control low-water mark */ member
De1000_mac.c773 fcrtl = hw->fc.low_water; in igb_set_fc_watermarks()
Digb_main.c2369 fc->low_water = fc->high_water - 16; in igb_reset()
/drivers/net/ethernet/intel/e1000e/
Dhw.h661 u32 low_water; /* Flow control low-water mark */ member
Dnetdev.c4038 fc->low_water = fc->high_water - 8; in e1000e_reset()
4047 fc->low_water = fc->high_water - 8; in e1000e_reset()
4055 fc->low_water = 0x1500; in e1000e_reset()
4058 fc->low_water = 0x3000; in e1000e_reset()
4075 fc->low_water = 0x05048; in e1000e_reset()
4082 fc->low_water = ((pba << 10) * 8 / 10) & E1000_FCRTL_RTL; in e1000e_reset()
Dmac.c919 fcrtl = hw->fc.low_water; in e1000e_set_fc_watermarks()