Searched refs:mmVCE_SYS_INT_EN (Results 1 – 7 of 7) sorted by relevance
| /drivers/gpu/drm/amd/include/asic_reg/vce/ |
| D | vce_1_0_d.h | 51 #define mmVCE_SYS_INT_EN 0x8340 macro
|
| D | vce_2_0_d.h | 53 #define mmVCE_SYS_INT_EN 0x84c0 macro
|
| D | vce_3_0_d.h | 58 #define mmVCE_SYS_INT_EN 0x8540 macro
|
| D | vce_4_0_offset.h | 106 #define mmVCE_SYS_INT_EN … macro
|
| /drivers/gpu/drm/amd/amdgpu/ |
| D | vce_v4_0.c | 300 MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(VCE, 0, mmVCE_SYS_INT_EN), in vce_v4_0_sriov_start()
686 WREG32_P(SOC15_REG_OFFSET(VCE, 0, mmVCE_SYS_INT_EN), in vce_v4_0_mc_resume()
1053 WREG32_P(SOC15_REG_OFFSET(VCE, 0, mmVCE_SYS_INT_EN), val, in vce_v4_0_set_interrupt_state()
|
| D | vce_v2_0.c | 557 WREG32_P(mmVCE_SYS_INT_EN, val, ~VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN_MASK); in vce_v2_0_set_interrupt_state()
|
| D | vce_v3_0.c | 739 WREG32_P(mmVCE_SYS_INT_EN, val, ~VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN_MASK); in vce_v3_0_set_interrupt_state()
|