Home
last modified time | relevance | path

Searched refs:mode_3d (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_merge3d.c36 enum dpu_3d_blend_mode mode_3d) in dpu_hw_merge_3d_setup_3d_mode() argument
43 if (mode_3d == BLEND_3D_NONE) { in dpu_hw_merge_3d_setup_3d_mode()
47 data = BIT(0) | ((mode_3d - 1) << 1); in dpu_hw_merge_3d_setup_3d_mode()
Ddpu_encoder_phys_wb.c205 enum dpu_3d_blend_mode mode_3d; in dpu_encoder_phys_wb_setup_cdp() local
207 mode_3d = dpu_encoder_helper_get_3d_blend_mode(phys_enc); in dpu_encoder_phys_wb_setup_cdp()
212 if (mode_3d && hw_pp && hw_pp->merge_3d) in dpu_encoder_phys_wb_setup_cdp()
217 mode_3d); in dpu_encoder_phys_wb_setup_cdp()
230 intf_cfg.mode_3d = in dpu_encoder_phys_wb_setup_cdp()
Ddpu_hw_merge3d.h22 enum dpu_3d_blend_mode mode_3d);
Ddpu_hw_ctl.h48 enum dpu_3d_blend_mode mode_3d; member
Ddpu_hw_ctl.c566 if (cfg->mode_3d) { in dpu_hw_ctl_intf_cfg()
568 intf_cfg |= (cfg->mode_3d - 0x1) << 20; in dpu_hw_ctl_intf_cfg()
Ddpu_encoder_phys_vid.c275 intf_cfg.mode_3d = dpu_encoder_helper_get_3d_blend_mode(phys_enc); in dpu_encoder_phys_vid_setup_timing_engine()
292 phys_enc->hw_pp->merge_3d->ops.setup_3d_mode(phys_enc->hw_pp->merge_3d, intf_cfg.mode_3d); in dpu_encoder_phys_vid_setup_timing_engine()
Ddpu_encoder_phys_cmd.c63 intf_cfg.mode_3d = dpu_encoder_helper_get_3d_blend_mode(phys_enc); in _dpu_encoder_phys_cmd_update_intf_cfg()
Ddpu_encoder.c2065 intf_cfg.mode_3d = dpu_encoder_helper_get_3d_blend_mode(phys_enc); in dpu_encoder_helper_phys_cleanup()