Home
last modified time | relevance | path

Searched refs:phy_offset (Results 1 – 4 of 4) sorted by relevance

/drivers/net/wireless/broadcom/b43/
Dphy_lp.c612 u16 phy_offset; member
620 { .phy_offset = 2, .phy_shift = 6, .rf_addr = 0x3d, .rf_shift = 3, .mask = 0x01, },
621 { .phy_offset = 1, .phy_shift = 12, .rf_addr = 0x4c, .rf_shift = 1, .mask = 0x01, },
622 { .phy_offset = 1, .phy_shift = 8, .rf_addr = 0x50, .rf_shift = 0, .mask = 0x7f, },
623 { .phy_offset = 0, .phy_shift = 8, .rf_addr = 0x44, .rf_shift = 0, .mask = 0xff, },
624 { .phy_offset = 1, .phy_shift = 0, .rf_addr = 0x4a, .rf_shift = 0, .mask = 0xff, },
625 { .phy_offset = 0, .phy_shift = 4, .rf_addr = 0x4d, .rf_shift = 0, .mask = 0xff, },
626 { .phy_offset = 1, .phy_shift = 4, .rf_addr = 0x4e, .rf_shift = 0, .mask = 0xff, },
627 { .phy_offset = 0, .phy_shift = 12, .rf_addr = 0x4f, .rf_shift = 0, .mask = 0x0f, },
628 { .phy_offset = 1, .phy_shift = 0, .rf_addr = 0x4f, .rf_shift = 4, .mask = 0x0f, },
[all …]
/drivers/iio/adc/
Dexynos_adc.c160 int phy_offset; member
234 regmap_write(info->pmu_map, info->data->phy_offset, 1); in exynos_adc_v1_init_hw()
252 regmap_write(info->pmu_map, info->data->phy_offset, 0); in exynos_adc_v1_exit_hw()
280 .phy_offset = EXYNOS_ADCV1_PHY_OFFSET,
292 .phy_offset = EXYNOS_ADCV1_PHY_OFFSET,
392 regmap_write(info->pmu_map, info->data->phy_offset, 1); in exynos_adc_v2_init_hw()
410 regmap_write(info->pmu_map, info->data->phy_offset, 0); in exynos_adc_v2_exit_hw()
440 .phy_offset = EXYNOS_ADCV2_PHY_OFFSET,
453 .phy_offset = EXYNOS_ADCV1_PHY_OFFSET,
/drivers/net/wireless/realtek/rtw89/
Dpci.c3302 u32 val, phy_offset; in rtw89_pci_filter_out() local
3318 phy_offset = R_RAC_DIRECT_OFFSET_G1; in rtw89_pci_filter_out()
3320 phy_offset = R_RAC_DIRECT_OFFSET_G2; in rtw89_pci_filter_out()
3321 val16 = rtw89_read16(rtwdev, phy_offset + RAC_ANA10 * RAC_MULT); in rtw89_pci_filter_out()
3322 rtw89_write16_set(rtwdev, phy_offset + RAC_ANA10 * RAC_MULT, in rtw89_pci_filter_out()
3324 rtw89_write16_set(rtwdev, phy_offset + RAC_ANA19 * RAC_MULT, in rtw89_pci_filter_out()
3328 phy_offset + RAC_ANA1F * RAC_MULT, in rtw89_pci_filter_out()
3331 filter_out_val = rtw89_read16(rtwdev, phy_offset + RAC_ANA24 * in rtw89_pci_filter_out()
3336 rtw89_write16(rtwdev, phy_offset + RAC_ANA24 * RAC_MULT, in rtw89_pci_filter_out()
3338 rtw89_write16_set(rtwdev, phy_offset + RAC_ANA0A * RAC_MULT, in rtw89_pci_filter_out()
[all …]
/drivers/net/ethernet/intel/ixgbe/
Dixgbe_phy.c1278 u16 phy_offset, control, eword, edata, block_crc; in ixgbe_reset_phy_nl() local
1336 &phy_offset); in ixgbe_reset_phy_nl()
1344 hw->phy.ops.write_reg(hw, phy_offset, in ixgbe_reset_phy_nl()
1347 phy_offset); in ixgbe_reset_phy_nl()
1349 phy_offset++; in ixgbe_reset_phy_nl()