Home
last modified time | relevance | path

Searched refs:rOFDM0_XCTxIQImbalance (Results 1 – 10 of 10) sorted by relevance

/drivers/staging/rtl8192u/
Dr819xU_phyreg.h78 #define rOFDM0_XCTxIQImbalance 0xc90 macro
Dr819xU_phy.c654 priv->PHYRegDef[RF90_PATH_C].rfTxIQImbalance = rOFDM0_XCTxIQImbalance; in rtl8192_InitBBRFRegDef()
Dr8192U_dm.c1479 …rtl8192_setBBreg(dev, rOFDM0_XCTxIQImbalance, bMaskDWord, priv->txbbgain_table[priv->rfc_txpowertr… in dm_txpower_reset_recovery()
/drivers/staging/rtl8192e/rtl8192e/
Drtl_dm.c516 rOFDM0_XCTxIQImbalance, in _rtl92e_dm_tx_update_tssi_weak_signal()
525 rOFDM0_XCTxIQImbalance, in _rtl92e_dm_tx_update_tssi_weak_signal()
560 rtl92e_set_bb_reg(dev, rOFDM0_XCTxIQImbalance, in _rtl92e_dm_tx_update_tssi_strong_signal()
567 rtl92e_set_bb_reg(dev, rOFDM0_XCTxIQImbalance, in _rtl92e_dm_tx_update_tssi_strong_signal()
1034 rtl92e_set_bb_reg(dev, rOFDM0_XCTxIQImbalance, bMaskDWord, in _rtl92e_dm_tx_power_reset_recovery()
Dr8192E_phyreg.h152 #define rOFDM0_XCTxIQImbalance 0xc90 macro
Dr8192E_phy.c436 priv->PHYRegDef[RF90_PATH_C].rfTxIQImbalance = rOFDM0_XCTxIQImbalance; in _rtl92e_init_bb_rf_reg_def()
Dr8192E_dev.c781 rtl92e_get_bb_reg(dev, rOFDM0_XCTxIQImbalance, bMaskDWord); in rtl92e_start_adapter()
/drivers/staging/rtl8712/
Drtl871x_mp_phy_regdef.h232 #define rOFDM0_XCTxIQImbalance 0xc90 macro
/drivers/staging/rtl8723bs/include/
DHal8192CPhyReg.h243 #define rOFDM0_XCTxIQImbalance 0xc90 macro
/drivers/staging/r8188eu/include/
DHal8188EPhyReg.h206 #define rOFDM0_XCTxIQImbalance 0xc90 macro