Home
last modified time | relevance | path

Searched refs:svlan_tag (Results 1 – 9 of 9) sorted by relevance

/drivers/net/ethernet/mellanox/mlx5/core/steering/
Ddr_ste_v0.c729 } else if (mask->svlan_tag) { in dr_ste_v0_build_eth_l2_src_dst_bit_mask()
731 mask->svlan_tag = 0; in dr_ste_v0_build_eth_l2_src_dst_bit_mask()
773 } else if (spec->svlan_tag) { in dr_ste_v0_build_eth_l2_src_dst_tag()
775 spec->svlan_tag = 0; in dr_ste_v0_build_eth_l2_src_dst_tag()
894 if (mask->svlan_tag || mask->cvlan_tag) { in dr_ste_v0_build_eth_l2_src_or_dst_bit_mask()
897 mask->svlan_tag = 0; in dr_ste_v0_build_eth_l2_src_or_dst_bit_mask()
959 } else if (spec->svlan_tag) { in dr_ste_v0_build_eth_l2_src_or_dst_tag()
961 spec->svlan_tag = 0; in dr_ste_v0_build_eth_l2_src_or_dst_tag()
1086 if (mask->svlan_tag || mask->cvlan_tag) { in dr_ste_v0_build_eth_l2_tnl_bit_mask()
1089 mask->svlan_tag = 0; in dr_ste_v0_build_eth_l2_tnl_bit_mask()
[all …]
Ddr_ste_v1.c1000 } else if (mask->svlan_tag) { in dr_ste_v1_build_eth_l2_src_dst_bit_mask()
1002 mask->svlan_tag = 0; in dr_ste_v1_build_eth_l2_src_dst_bit_mask()
1035 } else if (spec->svlan_tag) { in dr_ste_v1_build_eth_l2_src_dst_tag()
1037 spec->svlan_tag = 0; in dr_ste_v1_build_eth_l2_src_dst_tag()
1148 if (mask->svlan_tag || mask->cvlan_tag) { in dr_ste_v1_build_eth_l2_src_or_dst_bit_mask()
1151 mask->svlan_tag = 0; in dr_ste_v1_build_eth_l2_src_or_dst_bit_mask()
1210 } else if (spec->svlan_tag) { in dr_ste_v1_build_eth_l2_src_or_dst_tag()
1212 spec->svlan_tag = 0; in dr_ste_v1_build_eth_l2_src_or_dst_tag()
1330 if (mask->svlan_tag || mask->cvlan_tag) { in dr_ste_v1_build_eth_l2_tnl_bit_mask()
1333 mask->svlan_tag = 0; in dr_ste_v1_build_eth_l2_tnl_bit_mask()
[all …]
Ddr_ste.c805 spec->svlan_tag = IFC_GET_CLR(fte_match_set_lyr_2_4, mask, svlan_tag, clr); in dr_ste_copy_mask_spec()
Ddr_matcher.c57 (_spec).svlan_tag || (_spec).dmac_47_16 || (_spec).dmac_15_0 || \
Ddr_types.h544 u32 svlan_tag:1; member
/drivers/net/ethernet/mellanox/mlx5/core/esw/
Dbridge.c196 MLX5_SET_TO_ONES(fte_match_param, match, outer_headers.svlan_tag); in mlx5_esw_bridge_ingress_vlan_proto_fg_create()
258 MLX5_SET_TO_ONES(fte_match_param, match, outer_headers.svlan_tag); in mlx5_esw_bridge_ingress_vlan_proto_filter_fg_create()
353 MLX5_SET_TO_ONES(fte_match_param, match, outer_headers.svlan_tag); in mlx5_esw_bridge_egress_vlan_proto_fg_create()
703 outer_headers.svlan_tag); in mlx5_esw_bridge_ingress_flow_with_esw_create()
705 outer_headers.svlan_tag); in mlx5_esw_bridge_ingress_flow_with_esw_create()
796 outer_headers.svlan_tag); in mlx5_esw_bridge_ingress_filter_flow_create()
798 outer_headers.svlan_tag); in mlx5_esw_bridge_ingress_filter_flow_create()
854 outer_headers.svlan_tag); in mlx5_esw_bridge_egress_flow_create()
856 outer_headers.svlan_tag); in mlx5_esw_bridge_egress_flow_create()
/drivers/net/ethernet/mellanox/mlx5/core/
Den_fs.c246 outer_headers.svlan_tag); in __mlx5e_add_vlan_rule()
247 MLX5_SET(fte_match_param, spec->match_value, outer_headers.svlan_tag, 1); in __mlx5e_add_vlan_rule()
252 outer_headers.svlan_tag); in __mlx5e_add_vlan_rule()
253 MLX5_SET(fte_match_param, spec->match_value, outer_headers.svlan_tag, 1); in __mlx5e_add_vlan_rule()
1146 MLX5_SET_TO_ONES(fte_match_param, mc, outer_headers.svlan_tag); in __mlx5e_create_vlan_table_groups()
1169 MLX5_SET_TO_ONES(fte_match_param, mc, outer_headers.svlan_tag); in __mlx5e_create_vlan_table_groups()
Den_tc.c2645 svlan_tag, 1); in __parse_cls_flower()
2647 svlan_tag, 1); in __parse_cls_flower()
/drivers/net/ethernet/mellanox/mlx5/core/diag/
Dfs_tracepoint.c151 PRINT_MASKED_VAL_L2(u8, svlan_tag, svlan_tag, p, "%d"); in print_lyr_2_4_hdrs()