Searched refs:t8 (Results 1 – 8 of 8) sorted by relevance
| /drivers/media/pci/cx88/ |
| D | cx88-dsp.c | 72 u32 t2, t4, t6, t8; in int_cos() local
88 t8 = t6 * x / 32768 * x / 32768 / 7 / 8; in int_cos()
89 ret = 32768 - t2 + t4 - t6 + t8; in int_cos()
|
| /drivers/gpu/drm/i915/display/ |
| D | intel_pps.c | 1126 seq->t8 = REG_FIELD_GET(PANEL_LIGHT_ON_DELAY_MASK, pp_on); in intel_pps_readout_hw_state()
1149 seq->t1_t3, seq->t8, seq->t9, seq->t10, seq->t11_t12); in intel_pps_dump_state()
1161 if (hw.t1_t3 != sw->t1_t3 || hw.t8 != sw->t8 || hw.t9 != sw->t9 || in intel_pps_verify_state()
1171 return delays->t1_t3 || delays->t8 || delays->t9 || in pps_delays_valid()
1232 spec->t8 = 50 * 10; /* no limit for t8, use t7 instead */ in pps_init_delays_spec()
1266 assign_final(t8); in pps_init_delays()
1274 intel_dp->pps.backlight_on_delay = get_delay(t8); in pps_init_delays()
1297 final->t8 = 1; in pps_init_delays()
1348 REG_FIELD_PREP(PANEL_LIGHT_ON_DELAY_MASK, seq->t8); in pps_init_registers()
|
| D | intel_bios.h | 54 u16 t8; member
|
| /drivers/gpu/drm/gma500/ |
| D | intel_bios.h | 446 u16 t8; member
|
| D | cdv_intel_dp.c | 2036 cur.t8 = (pp_on & PANEL_LIGHT_ON_DELAY_MASK) >> in cdv_intel_dp_init()
2049 cur.t1_t3, cur.t8, cur.t9, cur.t10, cur.t11_t12); in cdv_intel_dp_init()
2053 intel_dp->backlight_on_delay = cur.t8 / 10; in cdv_intel_dp_init()
|
| D | intel_bios.c | 84 dev_priv->edp.pps.t1_t3, dev_priv->edp.pps.t8, in parse_edp()
|
| /drivers/net/ethernet/marvell/ |
| D | skge.c | 3525 u8 t8, mac_cfg, pmd_type; in skge_reset() local
3594 t8 = skge_read8(hw, B2_E_0); in skge_reset()
3596 if (t8 == 3) { in skge_reset()
3601 hw->ram_size = t8 * 512; in skge_reset()
3602 } else if (t8 == 0) in skge_reset()
3605 hw->ram_size = t8 * 4096; in skge_reset()
|
| D | sky2.c | 3123 u8 t8; in sky2_init() local
3217 t8 = sky2_read8(hw, B2_Y2_HW_RES); in sky2_init()
3218 if ((t8 & CFG_DUAL_MAC_MSK) == CFG_DUAL_MAC_MSK) { in sky2_init()
|