Home
last modified time | relevance | path

Searched refs:tgt_mask_reg (Results 1 – 14 of 14) sorted by relevance

/drivers/net/ethernet/qlogic/qlcnic/
Dqlcnic_hdr.h695 u32 tgt_mask_reg; member
759 .tgt_mask_reg = ISR_INT_TARGET_MASK, }, \
764 .tgt_mask_reg = ISR_INT_TARGET_MASK_F1, }, \
769 .tgt_mask_reg = ISR_INT_TARGET_MASK_F2, }, \
774 .tgt_mask_reg = ISR_INT_TARGET_MASK_F3, }, \
779 .tgt_mask_reg = ISR_INT_TARGET_MASK_F4, }, \
784 .tgt_mask_reg = ISR_INT_TARGET_MASK_F5, }, \
789 .tgt_mask_reg = ISR_INT_TARGET_MASK_F6, }, \
794 .tgt_mask_reg = ISR_INT_TARGET_MASK_F7, }, \
Dqlcnic.h1161 void __iomem *tgt_mask_reg; member
2276 writel(0xfbff, adapter->tgt_mask_reg); in qlcnic_82xx_enable_sds_intr()
Dqlcnic_83xx_hw.c338 adapter->tgt_mask_reg = ahw->pci_base0 + QLC_83XX_INTX_MASK; in qlcnic_83xx_enable_legacy()
418 writel(0, adapter->tgt_mask_reg); in qlcnic_83xx_clear_legacy_intr_mask()
423 if (adapter->tgt_mask_reg) in qlcnic_83xx_set_legacy_intr_mask()
424 writel(1, adapter->tgt_mask_reg); in qlcnic_83xx_set_legacy_intr_mask()
Dqlcnic_main.c845 mask_reg = legacy_intrp->tgt_mask_reg; in qlcnic_enable_msi_legacy()
846 adapter->tgt_mask_reg = qlcnic_get_ioaddr(ahw, mask_reg); in qlcnic_enable_msi_legacy()
/drivers/scsi/qla2xxx/
Dqla_nx.h726 uint32_t tgt_mask_reg; member
735 .tgt_mask_reg = ISR_INT_TARGET_MASK, \
741 .tgt_mask_reg = ISR_INT_TARGET_MASK_F1, \
747 .tgt_mask_reg = ISR_INT_TARGET_MASK_F2, \
753 .tgt_mask_reg = ISR_INT_TARGET_MASK_F3, \
759 .tgt_mask_reg = ISR_INT_TARGET_MASK_F4, \
765 .tgt_mask_reg = ISR_INT_TARGET_MASK_F5, \
771 .tgt_mask_reg = ISR_INT_TARGET_MASK_F6, \
777 .tgt_mask_reg = ISR_INT_TARGET_MASK_F7, \
Dqla_nx.c2060 qla82xx_wr_32(ha, ha->nx_legacy_intr.tgt_mask_reg, 0xfbff); in qla82xx_intr_handler()
2230 qla82xx_wr_32(ha, ha->nx_legacy_intr.tgt_mask_reg, 0xfbff); in qla82xx_enable_intrs()
2247 qla82xx_wr_32(ha, ha->nx_legacy_intr.tgt_mask_reg, 0x0400); in qla82xx_disable_intrs()
2265 ha->nx_legacy_intr.tgt_mask_reg = nx_legacy_intr->tgt_mask_reg; in qla82xx_init_flags()
/drivers/scsi/qla4xxx/
Dql4_nx.h768 .tgt_mask_reg = ISR_INT_TARGET_MASK, \
774 .tgt_mask_reg = ISR_INT_TARGET_MASK_F1, \
780 .tgt_mask_reg = ISR_INT_TARGET_MASK_F2, \
786 .tgt_mask_reg = ISR_INT_TARGET_MASK_F3, \
792 .tgt_mask_reg = ISR_INT_TARGET_MASK_F4, \
798 .tgt_mask_reg = ISR_INT_TARGET_MASK_F5, \
804 .tgt_mask_reg = ISR_INT_TARGET_MASK_F6, \
810 .tgt_mask_reg = ISR_INT_TARGET_MASK_F7, \
Dql4_isr.c1112 qla4_82xx_wr_32(ha, ha->nx_legacy_intr.tgt_mask_reg, in qla4_82xx_spurious_interrupt()
1266 qla4_82xx_wr_32(ha, ha->nx_legacy_intr.tgt_mask_reg, 0xfbff); in qla4_82xx_intr_handler()
Dql4_def.h417 uint32_t tgt_mask_reg; member
Dql4_nx.c3929 qla4_82xx_wr_32(ha, ha->nx_legacy_intr.tgt_mask_reg, in qla4_82xx_process_mbox_intr()
4139 qla4_82xx_wr_32(ha, ha->nx_legacy_intr.tgt_mask_reg, 0xfbff); in qla4_82xx_enable_intrs()
4152 qla4_82xx_wr_32(ha, ha->nx_legacy_intr.tgt_mask_reg, 0x0400); in qla4_82xx_disable_intrs()
Dql4_os.c8670 ha->nx_legacy_intr.tgt_mask_reg = nx_legacy_intr->tgt_mask_reg; in qla4xxx_probe_adapter()
/drivers/net/ethernet/qlogic/netxen/
Dnetxen_nic_hdr.h1008 uint32_t tgt_mask_reg; member
1017 .tgt_mask_reg = ISR_INT_TARGET_MASK, \
1023 .tgt_mask_reg = ISR_INT_TARGET_MASK_F1, \
1029 .tgt_mask_reg = ISR_INT_TARGET_MASK_F2, \
1035 .tgt_mask_reg = ISR_INT_TARGET_MASK_F3, \
1041 .tgt_mask_reg = ISR_INT_TARGET_MASK_F4, \
1047 .tgt_mask_reg = ISR_INT_TARGET_MASK_F5, \
1053 .tgt_mask_reg = ISR_INT_TARGET_MASK_F6, \
1059 .tgt_mask_reg = ISR_INT_TARGET_MASK_F7, \
Dnetxen_nic_main.c144 NXWRIO(adapter, adapter->tgt_mask_reg, 0xfbff); in netxen_nic_enable_int()
595 adapter->tgt_mask_reg = netxen_get_ioaddr(adapter, in netxen_initialize_interrupt_registers()
596 legacy_intrp->tgt_mask_reg); in netxen_initialize_interrupt_registers()
Dnetxen_nic.h1660 void __iomem *tgt_mask_reg; member