Home
last modified time | relevance | path

Searched refs:to_clk_regmap (Results 1 – 23 of 23) sorted by relevance

/drivers/clk/meson/
Dsclk-div.c102 struct clk_regmap *clk = to_clk_regmap(hw); in sclk_div_round_rate()
127 struct clk_regmap *clk = to_clk_regmap(hw); in sclk_div_set_duty_cycle()
141 struct clk_regmap *clk = to_clk_regmap(hw); in sclk_div_get_duty_cycle()
169 struct clk_regmap *clk = to_clk_regmap(hw); in sclk_div_set_rate()
184 struct clk_regmap *clk = to_clk_regmap(hw); in sclk_div_recalc_rate()
192 struct clk_regmap *clk = to_clk_regmap(hw); in sclk_div_enable()
202 struct clk_regmap *clk = to_clk_regmap(hw); in sclk_div_disable()
210 struct clk_regmap *clk = to_clk_regmap(hw); in sclk_div_is_enabled()
221 struct clk_regmap *clk = to_clk_regmap(hw); in sclk_div_init()
Dclk-phase.c39 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_phase_get_phase()
50 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_phase_set_phase()
83 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_triphase_sync()
97 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_triphase_get_phase()
109 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_triphase_set_phase()
142 struct clk_regmap *clk = to_clk_regmap(hw); in meson_sclk_ws_inv_sync()
155 struct clk_regmap *clk = to_clk_regmap(hw); in meson_sclk_ws_inv_get_phase()
166 struct clk_regmap *clk = to_clk_regmap(hw); in meson_sclk_ws_inv_set_phase()
Dclk-regmap.c12 struct clk_regmap *clk = to_clk_regmap(hw); in clk_regmap_gate_endisable()
34 struct clk_regmap *clk = to_clk_regmap(hw); in clk_regmap_gate_is_enabled()
62 struct clk_regmap *clk = to_clk_regmap(hw); in clk_regmap_div_recalc_rate()
81 struct clk_regmap *clk = to_clk_regmap(hw); in clk_regmap_div_determine_rate()
106 struct clk_regmap *clk = to_clk_regmap(hw); in clk_regmap_div_set_rate()
138 struct clk_regmap *clk = to_clk_regmap(hw); in clk_regmap_mux_get_parent()
154 struct clk_regmap *clk = to_clk_regmap(hw); in clk_regmap_mux_set_parent()
166 struct clk_regmap *clk = to_clk_regmap(hw); in clk_regmap_mux_determine_rate()
Dclk-pll.c75 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_pll_recalc_rate()
248 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_pll_determine_rate()
278 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_pll_wait_lock()
295 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_pll_init()
310 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_pll_is_enabled()
333 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_pll_enable()
357 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_pll_disable()
370 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_pll_set_rate()
Dclk-mpll.c78 struct clk_regmap *clk = to_clk_regmap(hw); in mpll_recalc_rate()
94 struct clk_regmap *clk = to_clk_regmap(hw); in mpll_round_rate()
106 struct clk_regmap *clk = to_clk_regmap(hw); in mpll_set_rate()
134 struct clk_regmap *clk = to_clk_regmap(hw); in mpll_init()
Dclk-cpu-dyndiv.c22 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_cpu_dyndiv_recalc_rate()
34 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_cpu_dyndiv_round_rate()
43 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_cpu_dyndiv_set_rate()
Dclk-dualdiv.c50 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_dualdiv_recalc_rate()
92 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_dualdiv_round_rate()
106 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_dualdiv_set_rate()
Dvid-pll-div.c78 struct clk_regmap *clk = to_clk_regmap(hw); in meson_vid_pll_div_recalc_rate()
Dclk-regmap.h29 static inline struct clk_regmap *to_clk_regmap(struct clk_hw *hw) in to_clk_regmap() function
/drivers/clk/qcom/
Dclk-regmap-phy-mux.c25 struct clk_regmap *clkr = to_clk_regmap(hw); in phy_mux_is_enabled()
39 struct clk_regmap *clkr = to_clk_regmap(hw); in phy_mux_enable()
49 struct clk_regmap *clkr = to_clk_regmap(hw); in phy_mux_disable()
Dclk-regmap-mux.c15 return container_of(to_clk_regmap(hw), struct clk_regmap_mux, clkr); in to_clk_regmap_mux()
21 struct clk_regmap *clkr = to_clk_regmap(hw); in mux_get_parent()
39 struct clk_regmap *clkr = to_clk_regmap(hw); in mux_set_parent()
Dclk-regmap.c24 struct clk_regmap *rclk = to_clk_regmap(hw); in clk_is_enabled_regmap()
50 struct clk_regmap *rclk = to_clk_regmap(hw); in clk_enable_regmap()
74 struct clk_regmap *rclk = to_clk_regmap(hw); in clk_disable_regmap()
Dclk-rcg.h96 #define to_clk_rcg(_hw) container_of(to_clk_regmap(_hw), struct clk_rcg, clkr)
130 container_of(to_clk_regmap(_hw), struct clk_dyn_rcg, clkr)
157 #define to_clk_rcg2(_hw) container_of(to_clk_regmap(_hw), struct clk_rcg2, clkr)
Dclk-regmap.h28 static inline struct clk_regmap *to_clk_regmap(struct clk_hw *hw) in to_clk_regmap() function
Dclk-cpu-8996.c262 return container_of(to_clk_regmap(hw), struct clk_cpu_8996_pmux, clkr); in to_clk_cpu_8996_pmux_hw()
267 struct clk_regmap *clkr = to_clk_regmap(hw); in clk_cpu_8996_pmux_get_parent()
278 struct clk_regmap *clkr = to_clk_regmap(hw); in clk_cpu_8996_pmux_set_parent()
Dclk-branch.h46 container_of(to_clk_regmap(_hw), struct clk_branch, clkr)
Dclk-hfpll.h40 container_of(to_clk_regmap(_hw), struct clk_hfpll, clkr)
Dclk-pll.h59 #define to_clk_pll(_hw) container_of(to_clk_regmap(_hw), struct clk_pll, clkr)
Dclk-regmap-divider.c15 return container_of(to_clk_regmap(hw), struct clk_regmap_div, clkr); in to_clk_regmap_div()
Dclk-regmap-mux-div.c21 container_of(to_clk_regmap(_hw), struct clk_regmap_mux_div, clkr)
Dclk-alpha-pll.c244 #define to_clk_alpha_pll(_hw) container_of(to_clk_regmap(_hw), \
247 #define to_clk_alpha_pll_postdiv(_hw) container_of(to_clk_regmap(_hw), \
Dgcc-ipq4019.c28 #define to_clk_regmap_div(_hw) container_of(to_clk_regmap(_hw),\
Dmmcc-msm8960.c546 container_of(to_clk_regmap(_hw), struct clk_pix_rdi, clkr)