Searched refs:wm_low (Results 1 – 14 of 14) sorted by relevance
/drivers/gpu/drm/amd/amdgpu/ |
D | dce_v8_0.c | 967 struct dce8_wm_params wm_low, wm_high; in dce_v8_0_program_watermarks() local 1021 wm_low.yclk = in dce_v8_0_program_watermarks() 1023 wm_low.sclk = in dce_v8_0_program_watermarks() 1026 wm_low.yclk = adev->pm.current_mclk * 10; in dce_v8_0_program_watermarks() 1027 wm_low.sclk = adev->pm.current_sclk * 10; in dce_v8_0_program_watermarks() 1030 wm_low.disp_clk = mode->clock; in dce_v8_0_program_watermarks() 1031 wm_low.src_width = mode->crtc_hdisplay; in dce_v8_0_program_watermarks() 1032 wm_low.active_time = active_time; in dce_v8_0_program_watermarks() 1033 wm_low.blank_time = line_time - wm_low.active_time; in dce_v8_0_program_watermarks() 1034 wm_low.interlaced = false; in dce_v8_0_program_watermarks() [all …]
|
D | dce_v6_0.c | 830 struct dce6_wm_params wm_low, wm_high; in dce_v6_0_program_watermarks() local 881 wm_low.yclk = in dce_v6_0_program_watermarks() 883 wm_low.sclk = in dce_v6_0_program_watermarks() 886 wm_low.yclk = adev->pm.current_mclk * 10; in dce_v6_0_program_watermarks() 887 wm_low.sclk = adev->pm.current_sclk * 10; in dce_v6_0_program_watermarks() 890 wm_low.disp_clk = mode->clock; in dce_v6_0_program_watermarks() 891 wm_low.src_width = mode->crtc_hdisplay; in dce_v6_0_program_watermarks() 892 wm_low.active_time = active_time; in dce_v6_0_program_watermarks() 893 wm_low.blank_time = line_time - wm_low.active_time; in dce_v6_0_program_watermarks() 894 wm_low.interlaced = false; in dce_v6_0_program_watermarks() [all …]
|
D | dce_v10_0.c | 1032 struct dce10_wm_params wm_low, wm_high; in dce_v10_0_program_watermarks() local 1086 wm_low.yclk = in dce_v10_0_program_watermarks() 1088 wm_low.sclk = in dce_v10_0_program_watermarks() 1091 wm_low.yclk = adev->pm.current_mclk * 10; in dce_v10_0_program_watermarks() 1092 wm_low.sclk = adev->pm.current_sclk * 10; in dce_v10_0_program_watermarks() 1095 wm_low.disp_clk = mode->clock; in dce_v10_0_program_watermarks() 1096 wm_low.src_width = mode->crtc_hdisplay; in dce_v10_0_program_watermarks() 1097 wm_low.active_time = active_time; in dce_v10_0_program_watermarks() 1098 wm_low.blank_time = line_time - wm_low.active_time; in dce_v10_0_program_watermarks() 1099 wm_low.interlaced = false; in dce_v10_0_program_watermarks() [all …]
|
D | dce_v11_0.c | 1058 struct dce10_wm_params wm_low, wm_high; in dce_v11_0_program_watermarks() local 1112 wm_low.yclk = in dce_v11_0_program_watermarks() 1114 wm_low.sclk = in dce_v11_0_program_watermarks() 1117 wm_low.yclk = adev->pm.current_mclk * 10; in dce_v11_0_program_watermarks() 1118 wm_low.sclk = adev->pm.current_sclk * 10; in dce_v11_0_program_watermarks() 1121 wm_low.disp_clk = mode->clock; in dce_v11_0_program_watermarks() 1122 wm_low.src_width = mode->crtc_hdisplay; in dce_v11_0_program_watermarks() 1123 wm_low.active_time = active_time; in dce_v11_0_program_watermarks() 1124 wm_low.blank_time = line_time - wm_low.active_time; in dce_v11_0_program_watermarks() 1125 wm_low.interlaced = false; in dce_v11_0_program_watermarks() [all …]
|
D | amdgpu_mode.h | 411 u32 wm_low; member
|
/drivers/gpu/drm/radeon/ |
D | evergreen.c | 2159 struct evergreen_wm_params wm_low, wm_high; in evergreen_program_watermarks() local 2210 wm_low.yclk = in evergreen_program_watermarks() 2212 wm_low.sclk = in evergreen_program_watermarks() 2215 wm_low.yclk = rdev->pm.current_mclk * 10; in evergreen_program_watermarks() 2216 wm_low.sclk = rdev->pm.current_sclk * 10; in evergreen_program_watermarks() 2219 wm_low.disp_clk = mode->clock; in evergreen_program_watermarks() 2220 wm_low.src_width = mode->crtc_hdisplay; in evergreen_program_watermarks() 2221 wm_low.active_time = active_time; in evergreen_program_watermarks() 2222 wm_low.blank_time = line_time - wm_low.active_time; in evergreen_program_watermarks() 2223 wm_low.interlaced = false; in evergreen_program_watermarks() [all …]
|
D | si.c | 2298 struct dce6_wm_params wm_low, wm_high; in dce6_program_watermarks() local 2352 wm_low.yclk = in dce6_program_watermarks() 2354 wm_low.sclk = in dce6_program_watermarks() 2357 wm_low.yclk = rdev->pm.current_mclk * 10; in dce6_program_watermarks() 2358 wm_low.sclk = rdev->pm.current_sclk * 10; in dce6_program_watermarks() 2361 wm_low.disp_clk = mode->clock; in dce6_program_watermarks() 2362 wm_low.src_width = mode->crtc_hdisplay; in dce6_program_watermarks() 2363 wm_low.active_time = active_time; in dce6_program_watermarks() 2364 wm_low.blank_time = line_time - wm_low.active_time; in dce6_program_watermarks() 2365 wm_low.interlaced = false; in dce6_program_watermarks() [all …]
|
D | cik.c | 9234 struct dce8_wm_params wm_low, wm_high; in dce8_program_watermarks() local 9290 wm_low.yclk = in dce8_program_watermarks() 9292 wm_low.sclk = in dce8_program_watermarks() 9295 wm_low.yclk = rdev->pm.current_mclk * 10; in dce8_program_watermarks() 9296 wm_low.sclk = rdev->pm.current_sclk * 10; in dce8_program_watermarks() 9299 wm_low.disp_clk = mode->clock; in dce8_program_watermarks() 9300 wm_low.src_width = mode->crtc_hdisplay; in dce8_program_watermarks() 9301 wm_low.active_time = active_time; in dce8_program_watermarks() 9302 wm_low.blank_time = line_time - wm_low.active_time; in dce8_program_watermarks() 9303 wm_low.interlaced = false; in dce8_program_watermarks() [all …]
|
D | radeon_mode.h | 363 u32 wm_low; member
|
D | si_dpm.c | 5330 radeon_crtc->wm_low / radeon_crtc->line_time) != PPSMC_Result_OK) in si_upload_smc_data()
|
/drivers/net/wireless/ath/ath10k/ |
D | hw.c | 284 .wm_low = &wcn3990_src_wm_low, 303 .wm_low = &wcn3990_dst_wm_low, 438 .wm_low = &qcax_src_wm_low, 457 .wm_low = &qcax_dst_wm_low,
|
D | ce.c | 385 (addr & ~(srcr_wm->wm_low->mask)) | in ath10k_ce_src_ring_lowmark_set() 386 (ath10k_set_ring_byte(n, srcr_wm->wm_low))); in ath10k_ce_src_ring_lowmark_set() 409 (addr & ~(dstr_wm->wm_low->mask)) | in ath10k_ce_dest_ring_lowmark_set() 410 (ath10k_set_ring_byte(n, dstr_wm->wm_low))); in ath10k_ce_dest_ring_lowmark_set()
|
D | hw.h | 338 struct ath10k_hw_ce_regs_addr_map *wm_low; member
|
/drivers/gpu/drm/amd/pm/legacy-dpm/ |
D | si_dpm.c | 5829 amdgpu_crtc->wm_low / amdgpu_crtc->line_time) != PPSMC_Result_OK) in si_upload_smc_data()
|