Home
last modified time | relevance | path

Searched refs:wpr (Results 1 – 12 of 12) sorted by relevance

/drivers/gpu/drm/nouveau/nvkm/subdev/acr/
Dgp102.c41 nvkm_robj(acr->wpr, offset, &hdr, sizeof(hdr)); in gp102_acr_wpr_patch()
48 nvkm_robj(acr->wpr, hdr.lsb_offset, &lsb, sizeof(lsb)); in gp102_acr_wpr_patch()
70 nvkm_wobj(acr->wpr, lsfw->offset.lsb, &hdr, sizeof(hdr)); in gp102_acr_wpr_build_lsb()
94 nvkm_wobj(acr->wpr, offset, &hdr, sizeof(hdr)); in gp102_acr_wpr_build()
103 nvkm_wobj(acr->wpr, lsfw->offset.img, in gp102_acr_wpr_build()
112 nvkm_wo32(acr->wpr, offset, WPR_HEADER_V1_FALCON_ID_INVALID); in gp102_acr_wpr_build()
121 &acr->wpr); in gp102_acr_wpr_alloc()
125 acr->shadow_start = nvkm_memory_addr(acr->wpr); in gp102_acr_wpr_alloc()
126 acr->wpr_start = acr->shadow_start + (nvkm_memory_size(acr->wpr) >> 1); in gp102_acr_wpr_alloc()
127 acr->wpr_end = acr->wpr_start + (nvkm_memory_size(acr->wpr) >> 1); in gp102_acr_wpr_alloc()
[all …]
Dgm200.c74 nvkm_robj(acr->wpr, offset, &hdr, sizeof(hdr)); in gm200_acr_wpr_patch()
81 nvkm_robj(acr->wpr, hdr.lsb_offset, &lsb, sizeof(lsb)); in gm200_acr_wpr_patch()
122 nvkm_wobj(acr->wpr, lsfw->offset.lsb, &hdr, sizeof(hdr)); in gm200_acr_wpr_build_lsb()
144 nvkm_wobj(acr->wpr, offset, &hdr, sizeof(hdr)); in gm200_acr_wpr_build()
153 nvkm_wobj(acr->wpr, lsfw->offset.img, in gm200_acr_wpr_build()
162 nvkm_wo32(acr->wpr, offset, WPR_HEADER_V0_FALCON_ID_INVALID); in gm200_acr_wpr_build()
171 &acr->wpr); in gm200_acr_wpr_alloc()
175 acr->wpr_start = nvkm_memory_addr(acr->wpr); in gm200_acr_wpr_alloc()
176 acr->wpr_end = acr->wpr_start + nvkm_memory_size(acr->wpr); in gm200_acr_wpr_alloc()
184 u32 wpr = 0; in gm200_acr_wpr_layout() local
[all …]
Dtu102.c50 nvkm_wo32(acr->wpr, 0x200, 0xffffffff); in tu102_acr_wpr_build()
65 nvkm_wobj(acr->wpr, offset, &hdr, sizeof(hdr)); in tu102_acr_wpr_build()
74 nvkm_wobj(acr->wpr, lsfw->offset.img, in tu102_acr_wpr_build()
83 nvkm_wo32(acr->wpr, offset, WPR_HEADER_V1_FALCON_ID_INVALID); in tu102_acr_wpr_build()
Dbase.c299 nvkm_kmap(acr->wpr); in nvkm_acr_oneinit()
301 nvkm_wobj(acr->wpr, 0, acr->wpr_fw->data, acr->wpr_fw->size); in nvkm_acr_oneinit()
308 nvkm_kmap(acr->wpr); in nvkm_acr_oneinit()
310 u32 us = nvkm_ro32(acr->wpr, i); in nvkm_acr_oneinit()
319 nvkm_done(acr->wpr); in nvkm_acr_oneinit()
369 nvkm_memory_unref(&acr->wpr); in nvkm_acr_dtor()
Dgm20b.c45 wpr_size, 0, true, &acr->wpr); in gm20b_acr_wpr_alloc()
73 desc->ucode_blob_base = nvkm_memory_addr(acr->wpr); in gm20b_acr_load_load()
74 desc->ucode_blob_size = nvkm_memory_size(acr->wpr); in gm20b_acr_load_load()
/drivers/gpu/drm/nouveau/nvkm/engine/sec2/
Dgp102.c91 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_patch()
95 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_patch()
117 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_write()
275 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_patch_1()
278 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_patch_1()
299 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_write_1()
/drivers/gpu/drm/nouveau/nvkm/engine/gr/
Dgp108.c32 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp108_gr_acr_bld_patch()
35 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp108_gr_acr_bld_patch()
56 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp108_gr_acr_bld_write()
Dgm20b.c39 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_gr_acr_bld_patch()
46 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_gr_acr_bld_patch()
70 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_gr_acr_bld_write()
Dgm200.c49 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm200_gr_acr_bld_patch()
52 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm200_gr_acr_bld_patch()
73 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm200_gr_acr_bld_write()
/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/
Dgm20b.c81 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_pmu_acr_bld_patch()
91 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_pmu_acr_bld_patch()
119 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_pmu_acr_bld_write()
/drivers/rtc/
Drtc-stm32.c101 u16 wpr; member
137 writel_relaxed(RTC_WPR_1ST_KEY, rtc->base + regs->wpr); in stm32_rtc_wpr_unlock()
138 writel_relaxed(RTC_WPR_2ND_KEY, rtc->base + regs->wpr); in stm32_rtc_wpr_unlock()
145 writel_relaxed(RTC_WPR_WRONG_KEY, rtc->base + regs->wpr); in stm32_rtc_wpr_lock()
558 .wpr = 0x24,
580 .wpr = 0x24,
611 .wpr = 0x24,
/drivers/gpu/drm/nouveau/include/nvkm/subdev/
Dacr.h44 struct nvkm_memory *wpr; member