Home
last modified time | relevance | path

Searched refs:ch_reg (Results 1 – 3 of 3) sorted by relevance

/sound/soc/dwc/
Ddwc-i2s.c188 u32 ch_reg; in dw_i2s_config() local
194 for (ch_reg = 0; ch_reg < (config->chan_nr / 2); ch_reg++) { in dw_i2s_config()
196 i2s_write_reg(dev->i2s_base, TCR(ch_reg), in dw_i2s_config()
198 i2s_write_reg(dev->i2s_base, TFCR(ch_reg), in dw_i2s_config()
200 i2s_write_reg(dev->i2s_base, TER(ch_reg), 1); in dw_i2s_config()
202 i2s_write_reg(dev->i2s_base, RCR(ch_reg), in dw_i2s_config()
204 i2s_write_reg(dev->i2s_base, RFCR(ch_reg), in dw_i2s_config()
206 i2s_write_reg(dev->i2s_base, RER(ch_reg), 1); in dw_i2s_config()
/sound/soc/intel/keembay/
Dkmb_platform.c555 u32 ch_reg; in kmb_i2s_config() local
559 for (ch_reg = 0; ch_reg < config->chan_nr / 2; ch_reg++) { in kmb_i2s_config()
562 kmb_i2s->i2s_base + TCR(ch_reg)); in kmb_i2s_config()
565 kmb_i2s->i2s_base + TFCR(ch_reg)); in kmb_i2s_config()
567 writel(1, kmb_i2s->i2s_base + TER(ch_reg)); in kmb_i2s_config()
570 kmb_i2s->i2s_base + RCR(ch_reg)); in kmb_i2s_config()
573 kmb_i2s->i2s_base + RFCR(ch_reg)); in kmb_i2s_config()
575 writel(1, kmb_i2s->i2s_base + RER(ch_reg)); in kmb_i2s_config()
/sound/soc/amd/
Dacp-pcm-dma.c361 u32 val, ch_reg, imr_reg, res_reg; in acp_dma_cap_channel_enable() local
365 ch_reg = mmACP_I2SMICSP_RER1; in acp_dma_cap_channel_enable()
371 ch_reg = mmACP_I2SMICSP_RER0; in acp_dma_cap_channel_enable()
379 acp_reg_write(0x0, acp_mmio, ch_reg); in acp_dma_cap_channel_enable()
387 acp_reg_write(0x1, acp_mmio, ch_reg); in acp_dma_cap_channel_enable()
393 u32 val, ch_reg, imr_reg; in acp_dma_cap_channel_disable() local
398 ch_reg = mmACP_I2SMICSP_RER1; in acp_dma_cap_channel_disable()
403 ch_reg = mmACP_I2SMICSP_RER0; in acp_dma_cap_channel_disable()
410 acp_reg_write(0x0, acp_mmio, ch_reg); in acp_dma_cap_channel_disable()