Home
last modified time | relevance | path

Searched refs:ret (Results 1 – 25 of 946) sorted by relevance

12345678910>>...38

/sound/soc/qcom/
Dlpass-hdmi.c26 unsigned int ret; in lpass_hdmi_daiops_hw_params() local
77 ret = regmap_field_write(drvdata->tx_ctl->soft_reset, LPASS_TX_CTL_RESET); in lpass_hdmi_daiops_hw_params()
78 if (ret) in lpass_hdmi_daiops_hw_params()
79 return ret; in lpass_hdmi_daiops_hw_params()
81 ret = regmap_field_write(drvdata->tx_ctl->soft_reset, LPASS_TX_CTL_CLEAR); in lpass_hdmi_daiops_hw_params()
82 if (ret) in lpass_hdmi_daiops_hw_params()
83 return ret; in lpass_hdmi_daiops_hw_params()
85 ret = regmap_field_write(drvdata->hdmitx_legacy_en, LPASS_HDMITX_LEGACY_DISABLE); in lpass_hdmi_daiops_hw_params()
86 if (ret) in lpass_hdmi_daiops_hw_params()
87 return ret; in lpass_hdmi_daiops_hw_params()
[all …]
/sound/soc/intel/avs/
Dloader.c103 int offset, ret; in avs_fw_manifest_strip_verify() local
105 ret = avs_fw_ext_manifest_strip(fw); in avs_fw_manifest_strip_verify()
106 if (ret) in avs_fw_manifest_strip_verify()
107 return ret; in avs_fw_manifest_strip_verify()
139 int ret; in avs_cldma_load_basefw() local
141 ret = avs_dsp_op(adev, power, AVS_MAIN_CORE_MASK, true); in avs_cldma_load_basefw()
142 if (ret < 0) in avs_cldma_load_basefw()
143 return ret; in avs_cldma_load_basefw()
145 ret = avs_dsp_op(adev, reset, AVS_MAIN_CORE_MASK, false); in avs_cldma_load_basefw()
146 if (ret < 0) in avs_cldma_load_basefw()
[all …]
Ddsp.c21 int ret; in avs_dsp_core_power() local
36 ret = snd_hdac_adsp_readl_poll(adev, AVS_ADSP_REG_ADSPCS, in avs_dsp_core_power()
40 if (ret) in avs_dsp_core_power()
42 core_mask, power ? "on" : "off", ret); in avs_dsp_core_power()
44 return ret; in avs_dsp_core_power()
50 int ret; in avs_dsp_core_reset() local
60 ret = snd_hdac_adsp_readl_poll(adev, AVS_ADSP_REG_ADSPCS, in avs_dsp_core_reset()
64 if (ret) in avs_dsp_core_reset()
66 core_mask, reset ? "enter" : "exit", ret); in avs_dsp_core_reset()
68 return ret; in avs_dsp_core_reset()
[all …]
Dmessages.c19 int ret; in avs_ipc_set_boot_config() local
26 ret = avs_dsp_send_rom_msg(adev, &request); in avs_ipc_set_boot_config()
27 if (ret) in avs_ipc_set_boot_config()
28 avs_ipc_err(adev, &request, "set boot config", ret); in avs_ipc_set_boot_config()
30 return ret; in avs_ipc_set_boot_config()
37 int ret; in avs_ipc_load_modules() local
44 ret = avs_dsp_send_msg_timeout(adev, &request, NULL, AVS_CL_TIMEOUT_MS); in avs_ipc_load_modules()
45 if (ret) in avs_ipc_load_modules()
46 avs_ipc_err(adev, &request, "load multiple modules", ret); in avs_ipc_load_modules()
48 return ret; in avs_ipc_load_modules()
[all …]
/sound/soc/mediatek/mt8186/
Dmt8186-afe-clk.c79 int ret; in mt8186_set_audio_int_bus_parent() local
81 ret = clk_set_parent(afe_priv->clk[CLK_MUX_AUDIOINTBUS], in mt8186_set_audio_int_bus_parent()
83 if (ret) { in mt8186_set_audio_int_bus_parent()
86 aud_clks[clk_id], ret); in mt8186_set_audio_int_bus_parent()
87 return ret; in mt8186_set_audio_int_bus_parent()
96 int ret; in apll1_mux_setting() local
99 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD_1]); in apll1_mux_setting()
100 if (ret) { in apll1_mux_setting()
102 __func__, aud_clks[CLK_TOP_MUX_AUD_1], ret); in apll1_mux_setting()
103 return ret; in apll1_mux_setting()
[all …]
/sound/soc/sof/intel/
Dhda-dsp.c42 int ret; in hda_dsp_core_reset_enter() local
51 ret = snd_sof_dsp_read_poll_timeout(sdev, HDA_DSP_BAR, in hda_dsp_core_reset_enter()
56 if (ret < 0) { in hda_dsp_core_reset_enter()
60 return ret; in hda_dsp_core_reset_enter()
71 ret = -EIO; in hda_dsp_core_reset_enter()
74 return ret; in hda_dsp_core_reset_enter()
81 int ret; in hda_dsp_core_reset_leave() local
91 ret = snd_sof_dsp_read_poll_timeout(sdev, HDA_DSP_BAR, in hda_dsp_core_reset_leave()
97 if (ret < 0) { in hda_dsp_core_reset_leave()
101 return ret; in hda_dsp_core_reset_leave()
[all …]
/sound/soc/codecs/
Dtscs42xx.c102 int ret; in plls_locked() local
106 ret = snd_soc_component_read(component, R_PLLCTL0); in plls_locked()
107 if (ret < 0) { in plls_locked()
109 "Failed to read PLL lock status (%d)\n", ret); in plls_locked()
111 } else if (ret > 0) { in plls_locked()
146 int ret; in write_coeff_ram() local
151 ret = snd_soc_component_read(component, R_DACCRSTAT); in write_coeff_ram()
152 if (ret < 0) { in write_coeff_ram()
154 "Failed to read stat (%d)\n", ret); in write_coeff_ram()
155 return ret; in write_coeff_ram()
[all …]
Dpcm512x.c411 int ret, changed = 0; in pcm512x_digital_playback_switch_put() local
425 ret = pcm512x_update_mute(pcm512x); in pcm512x_digital_playback_switch_put()
426 if (ret != 0) { in pcm512x_digital_playback_switch_put()
428 "Failed to update digital mute: %d\n", ret); in pcm512x_digital_playback_switch_put()
430 return ret; in pcm512x_digital_playback_switch_put()
672 int ret; in pcm512x_set_bias_level() local
680 ret = regmap_update_bits(pcm512x->regmap, PCM512x_POWER, in pcm512x_set_bias_level()
682 if (ret != 0) { in pcm512x_set_bias_level()
684 ret); in pcm512x_set_bias_level()
685 return ret; in pcm512x_set_bias_level()
[all …]
Drt715-sdw.c154 int ret; in rt715_sdw_read() local
165 ret = regmap_write(rt715->sdw_regmap, reg, 0); in rt715_sdw_read()
166 if (ret < 0) in rt715_sdw_read()
167 return ret; in rt715_sdw_read()
170 ret = regmap_write(rt715->sdw_regmap, reg2, val2); in rt715_sdw_read()
171 if (ret < 0) in rt715_sdw_read()
172 return ret; in rt715_sdw_read()
175 ret = regmap_write(rt715->sdw_regmap, reg3, in rt715_sdw_read()
177 if (ret < 0) in rt715_sdw_read()
178 return ret; in rt715_sdw_read()
[all …]
Drt711-sdw.c96 int ret; in rt711_sdw_read() local
107 ret = regmap_write(rt711->sdw_regmap, reg, 0); in rt711_sdw_read()
108 if (ret < 0) in rt711_sdw_read()
109 return ret; in rt711_sdw_read()
112 ret = regmap_write(rt711->sdw_regmap, reg2, val2); in rt711_sdw_read()
113 if (ret < 0) in rt711_sdw_read()
114 return ret; in rt711_sdw_read()
117 ret = regmap_write(rt711->sdw_regmap, in rt711_sdw_read()
119 if (ret < 0) in rt711_sdw_read()
120 return ret; in rt711_sdw_read()
[all …]
Dtas2780.c33 int ret = 0; in tas2780_reset() local
42 ret = snd_soc_component_write(tas2780->component, TAS2780_SW_RST, in tas2780_reset()
44 if (ret) in tas2780_reset()
46 __func__, ret); in tas2780_reset()
54 int ret = 0; in tas2780_codec_suspend() local
56 ret = snd_soc_component_update_bits(component, TAS2780_PWR_CTRL, in tas2780_codec_suspend()
58 if (ret < 0) { in tas2780_codec_suspend()
60 __func__, ret); in tas2780_codec_suspend()
63 ret = 0; in tas2780_codec_suspend()
67 return ret; in tas2780_codec_suspend()
[all …]
Drt700-sdw.c92 int ret; in rt700_sdw_read() local
103 ret = regmap_write(rt700->sdw_regmap, reg, 0); in rt700_sdw_read()
104 if (ret < 0) in rt700_sdw_read()
105 return ret; in rt700_sdw_read()
108 ret = regmap_write(rt700->sdw_regmap, reg2, val2); in rt700_sdw_read()
109 if (ret < 0) in rt700_sdw_read()
110 return ret; in rt700_sdw_read()
113 ret = regmap_write(rt700->sdw_regmap, in rt700_sdw_read()
115 if (ret < 0) in rt700_sdw_read()
116 return ret; in rt700_sdw_read()
[all …]
Dadau7118.c129 int chan, ret; in adau7118_set_channel_map() local
134 ret = snd_soc_component_update_bits(dai->component, in adau7118_set_channel_map()
138 if (ret < 0) in adau7118_set_channel_map()
139 return ret; in adau7118_set_channel_map()
149 int ret = 0; in adau7118_set_fmt() local
156 ret = snd_soc_component_update_bits(dai->component, in adau7118_set_fmt()
162 ret = snd_soc_component_update_bits(dai->component, in adau7118_set_fmt()
176 if (ret < 0) in adau7118_set_fmt()
177 return ret; in adau7118_set_fmt()
198 ret = snd_soc_component_update_bits(dai->component, in adau7118_set_fmt()
[all …]
Dtas5720.c60 int ret; in tas5720_hw_params() local
76 ret = snd_soc_component_update_bits(component, TAS5720_DIGITAL_CTRL1_REG, in tas5720_hw_params()
78 if (ret < 0) { in tas5720_hw_params()
79 dev_err(component->dev, "error setting sample rate: %d\n", ret); in tas5720_hw_params()
80 return ret; in tas5720_hw_params()
90 int ret; in tas5720_set_dai_fmt() local
131 ret = snd_soc_component_update_bits(component, TAS5720_DIGITAL_CTRL1_REG, in tas5720_set_dai_fmt()
134 if (ret < 0) { in tas5720_set_dai_fmt()
135 dev_err(component->dev, "error setting SAIF format: %d\n", ret); in tas5720_set_dai_fmt()
136 return ret; in tas5720_set_dai_fmt()
[all …]
Dtas2764.c67 int ret = IRQ_NONE; in tas2764_irq() local
78 ret = IRQ_HANDLED; in tas2764_irq()
91 return ret; in tas2764_irq()
112 int ret; in tas2764_update_pwr_ctrl() local
120 ret = snd_soc_component_update_bits(component, TAS2764_PWR_CTRL, in tas2764_update_pwr_ctrl()
122 if (ret < 0) in tas2764_update_pwr_ctrl()
123 return ret; in tas2764_update_pwr_ctrl()
132 int ret; in tas2764_codec_suspend() local
134 ret = snd_soc_component_update_bits(component, TAS2764_PWR_CTRL, in tas2764_codec_suspend()
138 if (ret < 0) in tas2764_codec_suspend()
[all …]
/sound/soc/samsung/
Dlittlemill.c23 int ret; in littlemill_set_bias_level() local
38 ret = snd_soc_dai_set_pll(aif1_dai, WM8994_FLL1, in littlemill_set_bias_level()
41 if (ret < 0) { in littlemill_set_bias_level()
42 pr_err("Failed to start FLL: %d\n", ret); in littlemill_set_bias_level()
43 return ret; in littlemill_set_bias_level()
46 ret = snd_soc_dai_set_sysclk(aif1_dai, in littlemill_set_bias_level()
50 if (ret < 0) { in littlemill_set_bias_level()
51 pr_err("Failed to set SYSCLK: %d\n", ret); in littlemill_set_bias_level()
52 return ret; in littlemill_set_bias_level()
70 int ret; in littlemill_set_bias_level_post() local
[all …]
/sound/soc/sunxi/
Dsun8i-codec-analog.c396 int ret; in sun8i_codec_add_headphone() local
398 ret = snd_soc_add_component_controls(cmpnt, in sun8i_codec_add_headphone()
401 if (ret) { in sun8i_codec_add_headphone()
402 dev_err(dev, "Failed to add Headphone controls: %d\n", ret); in sun8i_codec_add_headphone()
403 return ret; in sun8i_codec_add_headphone()
406 ret = snd_soc_dapm_new_controls(dapm, sun8i_codec_headphone_widgets, in sun8i_codec_add_headphone()
408 if (ret) { in sun8i_codec_add_headphone()
409 dev_err(dev, "Failed to add Headphone DAPM widgets: %d\n", ret); in sun8i_codec_add_headphone()
410 return ret; in sun8i_codec_add_headphone()
413 ret = snd_soc_dapm_add_routes(dapm, sun8i_codec_headphone_routes, in sun8i_codec_add_headphone()
[all …]
/sound/soc/intel/skylake/
Dskl-sst.c45 int ret = 0; in skl_transfer_firmware() local
47 ret = ctx->cl_dev.ops.cl_copy_to_dmabuf(ctx, basefw, base_fw_size, in skl_transfer_firmware()
49 if (ret < 0) in skl_transfer_firmware()
50 return ret; in skl_transfer_firmware()
52 ret = sst_dsp_register_poll(ctx, in skl_transfer_firmware()
61 return ret; in skl_transfer_firmware()
68 int ret = 0, i; in skl_load_base_firmware() local
77 ret = request_firmware(&ctx->fw, ctx->fw_name, ctx->dev); in skl_load_base_firmware()
78 if (ret < 0) { in skl_load_base_firmware()
79 dev_err(ctx->dev, "Request firmware failed %d\n", ret); in skl_load_base_firmware()
[all …]
Dskl-debug.c35 ssize_t ret = 0; in skl_print_pins() local
38 ret += scnprintf(buf + size, MOD_BUF - size, in skl_print_pins()
48 size += ret; in skl_print_pins()
50 return ret; in skl_print_pins()
74 ssize_t ret; in module_read() local
80 ret = scnprintf(buf, MOD_BUF, "Module:\n\tUUID %pUL\n\tModule id %d\n" in module_read()
85 ret += scnprintf(buf + ret, MOD_BUF - ret, in module_read()
89 ret += scnprintf(buf + ret, MOD_BUF - ret, in module_read()
96 ret += skl_print_fmt(mconfig->in_fmt, buf, ret, true); in module_read()
97 ret += skl_print_fmt(mconfig->out_fmt, buf, ret, false); in module_read()
[all …]
Dbxt-sst.c51 int ret = 0, i, dma_id, stream_tag; in bxt_load_library() local
55 ret = skl_prepare_lib_load(skl, &skl->lib_info[i], &stripped_fw, in bxt_load_library()
57 if (ret < 0) in bxt_load_library()
65 ret = stream_tag; in bxt_load_library()
73 ret = skl_sst_ipc_load_library(&skl->ipc, dma_id, i, true); in bxt_load_library()
74 if (ret < 0) in bxt_load_library()
76 linfo[i].name, ret); in bxt_load_library()
82 return ret; in bxt_load_library()
86 return ret; in bxt_load_library()
97 int stream_tag, ret; in sst_bxt_prepare_fw() local
[all …]
/sound/soc/mediatek/mt8183/
Dmt8183-afe-clk.c118 int ret; in mt8183_afe_enable_clock() local
120 ret = clk_prepare_enable(afe_priv->clk[CLK_INFRA_SYS_AUDIO]); in mt8183_afe_enable_clock()
121 if (ret) { in mt8183_afe_enable_clock()
123 __func__, aud_clks[CLK_INFRA_SYS_AUDIO], ret); in mt8183_afe_enable_clock()
127 ret = clk_prepare_enable(afe_priv->clk[CLK_MUX_AUDIO]); in mt8183_afe_enable_clock()
128 if (ret) { in mt8183_afe_enable_clock()
130 __func__, aud_clks[CLK_MUX_AUDIO], ret); in mt8183_afe_enable_clock()
134 ret = clk_set_parent(afe_priv->clk[CLK_MUX_AUDIO], in mt8183_afe_enable_clock()
136 if (ret) { in mt8183_afe_enable_clock()
139 aud_clks[CLK_CLK26M], ret); in mt8183_afe_enable_clock()
[all …]
/sound/soc/mediatek/mt8192/
Dmt8192-afe-clk.c67 int ret; in mt8192_set_audio_int_bus_parent() local
69 ret = clk_set_parent(afe_priv->clk[CLK_MUX_AUDIOINTBUS], in mt8192_set_audio_int_bus_parent()
71 if (ret) { in mt8192_set_audio_int_bus_parent()
74 aud_clks[clk_id], ret); in mt8192_set_audio_int_bus_parent()
77 return ret; in mt8192_set_audio_int_bus_parent()
83 int ret; in apll1_mux_setting() local
86 ret = clk_prepare_enable(afe_priv->clk[CLK_TOP_MUX_AUD_1]); in apll1_mux_setting()
87 if (ret) { in apll1_mux_setting()
89 __func__, aud_clks[CLK_TOP_MUX_AUD_1], ret); in apll1_mux_setting()
92 ret = clk_set_parent(afe_priv->clk[CLK_TOP_MUX_AUD_1], in apll1_mux_setting()
[all …]
/sound/soc/intel/catpt/
Dloader.c95 int ret; in catpt_store_streams_context() local
102 ret = catpt_dma_memcpy_fromdsp(cdev, chan, in catpt_store_streams_context()
106 if (ret) { in catpt_store_streams_context()
107 dev_err(cdev->dev, "memcpy fromdsp failed: %d\n", ret); in catpt_store_streams_context()
108 return ret; in catpt_store_streams_context()
122 int ret; in catpt_store_module_states() local
132 ret = catpt_dma_memcpy_fromdsp(cdev, chan, in catpt_store_module_states()
136 if (ret) { in catpt_store_module_states()
137 dev_err(cdev->dev, "memcpy fromdsp failed: %d\n", ret); in catpt_store_module_states()
138 return ret; in catpt_store_module_states()
[all …]
/sound/soc/intel/boards/
Dsof_realtek_common.c73 int srate, i, ret = 0; in rt1011_hw_params() local
79 ret = snd_soc_dai_set_pll(codec_dai, 0, RT1011_PLL1_S_BCLK, in rt1011_hw_params()
81 if (ret < 0) { in rt1011_hw_params()
83 ret); in rt1011_hw_params()
84 return ret; in rt1011_hw_params()
87 ret = snd_soc_dai_set_sysclk(codec_dai, RT1011_FS_SYS_PRE_S_PLL1, in rt1011_hw_params()
89 if (ret < 0) { in rt1011_hw_params()
91 ret); in rt1011_hw_params()
92 return ret; in rt1011_hw_params()
101 ret = snd_soc_dai_set_tdm_slot(codec_dai, rt1011_tdm_mask[i].tx, in rt1011_hw_params()
[all …]
/sound/soc/
Dsoc-card.c11 #define soc_card_ret(dai, ret) _soc_card_ret(dai, __func__, ret) argument
13 const char *func, int ret) in _soc_card_ret() argument
15 switch (ret) { in _soc_card_ret()
23 func, card->name, ret); in _soc_card_ret()
26 return ret; in _soc_card_ret()
100 int ret; in snd_soc_card_jack_new_pins() local
102 ret = jack_new(card, id, type, jack, false); in snd_soc_card_jack_new_pins()
103 if (ret) in snd_soc_card_jack_new_pins()
107 ret = snd_soc_jack_add_pins(jack, num_pins, pins); in snd_soc_card_jack_new_pins()
109 return soc_card_ret(card, ret); in snd_soc_card_jack_new_pins()
[all …]

12345678910>>...38