Home
last modified time | relevance | path

Searched refs:tx_base (Results 1 – 3 of 3) sorted by relevance

/sound/soc/pxa/
Dmmp-sspa.c31 void __iomem *tx_base; member
52 __raw_writel(sspa_sp, sspa->tx_base + SSPA_SP); in mmp_sspa_tx_enable()
62 __raw_writel(sspa_sp, sspa->tx_base + SSPA_SP); in mmp_sspa_tx_disable()
270 __raw_writel(sspa_ctrl, sspa->tx_base + SSPA_CTL); in mmp_sspa_hw_params()
271 __raw_writel(0x1, sspa->tx_base + SSPA_FIFO_UL); in mmp_sspa_hw_params()
422 if ((__raw_readl(sspa->tx_base + SSPA_SP) & SSPA_SP_S_EN) || in mmp_sspa_open()
429 __raw_writel(sspa->sp, sspa->tx_base + SSPA_SP); in mmp_sspa_open()
433 __raw_writel(sspa->sp, sspa->tx_base + SSPA_SP); in mmp_sspa_open()
443 __raw_writel(sspa->sp & ~SSPA_SP_MSL, sspa->tx_base + SSPA_SP); in mmp_sspa_open()
445 __raw_writel(sspa->ctrl, sspa->tx_base + SSPA_CTL); in mmp_sspa_open()
[all …]
/sound/soc/tegra/
Dtegra210_admaif.c23 #define CH_TX_REG(reg, id) CH_REG(admaif->soc_data->tx_base, reg, id)
27 #define REG_DEFAULTS(id, rx_ctrl, tx_ctrl, tx_base, rx_base) \ argument
31 { CH_REG(tx_base, TEGRA_ADMAIF_TX_INT_MASK, id), 0x00000001 }, \
32 { CH_REG(tx_base, TEGRA_ADMAIF_CH_ACIF_TX_CTRL, id), 0x00007700 }, \
33 { CH_REG(tx_base, TEGRA_ADMAIF_TX_FIFO_CTRL, id), tx_ctrl }
86 unsigned int tx_base = admaif->soc_data->tx_base; in tegra_admaif_wr_reg() local
90 unsigned int tx_max = tx_base + (num_ch * ch_stride); in tegra_admaif_wr_reg()
99 } else if ((reg >= tx_base) && (reg < tx_max)) { in tegra_admaif_wr_reg()
100 reg = (reg - tx_base) % ch_stride; in tegra_admaif_wr_reg()
120 unsigned int tx_base = admaif->soc_data->tx_base; in tegra_admaif_rd_reg() local
[all …]
Dtegra210_admaif.h148 unsigned int tx_base; member