Home
last modified time | relevance | path

Searched refs:BIT13 (Results 1 – 15 of 15) sorted by relevance

/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_hw.h143 #define RCR_RXFTH BIT13
215 #define IMR_BcnInt BIT13
244 #define TPPoll_StopMgt BIT13
374 #define RRSR_MCS1 BIT13
/drivers/net/wireless/realtek/rtlwifi/btcoexist/
Dhalbt_precomp.h44 #define BIT13 0x00002000 macro
/drivers/staging/rtl8723bs/include/
Drtl8723b_spec.h231 #define IMR_ATIMEND_E_8723B BIT13 /* ATIM Window End Extension for Win7 */
Dosdep_service.h30 #define BIT13 0x00002000 macro
Dhal_com_reg.h560 #define RRSR_MCS1 BIT13
702 #define IMR_BcnInt BIT13 /* Beacon DMA Interrupt 0 */
749 #define RCR_AMF BIT13 /* Accept management type frame */
Drtw_mlme_ext.h57 #define DYNAMIC_BB_ADAPTIVITY BIT13/* ODM_BB_ADAPTIVITY */
/drivers/staging/rtl8192e/
Drtl819x_Qos.h23 #define BIT13 0x00002000 macro
/drivers/scsi/
Ddc395x.h63 #define BIT13 0x00002000 macro
/drivers/staging/rtl8723bs/hal/
DHal8723BReg.h420 #define IMR_ATIMEND_E_8723B BIT13 /* ATIM Window End Extension for Win7 */
Drtl8723b_phycfg.c394 rtw_write16(Adapter, REG_SYS_FUNC_EN, (u16)(RegVal|BIT13|BIT0|BIT1)); in PHY_BBConfig8723B()
Dodm.h378 ODM_BB_ADAPTIVITY = BIT13,
/drivers/tty/
Dsynclink_gt.c383 #define IRQ_TXDATA BIT13
4190 val |= BIT15 + BIT13; in sync_mode()
4192 case MGSL_MODE_MONOSYNC: val |= BIT14 + BIT13; break; in sync_mode()
4194 case MGSL_MODE_RAW: val |= BIT13; break; in sync_mode()
4265 val |= BIT15 + BIT13; in sync_mode()
4267 case MGSL_MODE_MONOSYNC: val |= BIT14 + BIT13; break; in sync_mode()
4269 case MGSL_MODE_RAW: val |= BIT13; break; in sync_mode()
/drivers/net/wireless/realtek/rtlwifi/rtl8192de/
Dreg.h371 #define RRSR_MCS1 BIT13
/drivers/char/pcmcia/
Dsynclink_cs.c292 #define IRQ_ALLSENT BIT13 // all sent
/drivers/scsi/lpfc/
Dlpfc_hw4.h782 #define LPFC_SLI4_INTR13 BIT13