Home
last modified time | relevance | path

Searched refs:INTRL2_CPU_CLEAR (Results 1 – 6 of 6) sorted by relevance

/drivers/net/dsa/
Dbcm_sf2.c269 intrl2_0_writel(priv, P_IRQ_MASK(P0_IRQ_OFF), INTRL2_CPU_CLEAR); in bcm_sf2_port_intr_disable()
277 intrl2_1_writel(priv, P_IRQ_MASK(off), INTRL2_CPU_CLEAR); in bcm_sf2_port_intr_disable()
447 intrl2_0_writel(priv, priv->irq0_stat, INTRL2_CPU_CLEAR); in bcm_sf2_switch_0_isr()
459 intrl2_1_writel(priv, priv->irq1_stat, INTRL2_CPU_CLEAR); in bcm_sf2_switch_1_isr()
549 intrl2_0_writel(priv, 0xffffffff, INTRL2_CPU_CLEAR); in bcm_sf2_intr_disable()
551 intrl2_1_writel(priv, 0xffffffff, INTRL2_CPU_CLEAR); in bcm_sf2_intr_disable()
Dbcm_sf2_regs.h140 #define INTRL2_CPU_CLEAR 0x08 macro
/drivers/net/ethernet/broadcom/
Dbcmsysport.c759 intrl2_0_writel(priv, INTRL2_0_RDMA_MBDONE, INTRL2_CPU_CLEAR); in bcm_sysport_desc_rx()
912 intrl2_1_writel(ring->priv, BIT(ring->index), INTRL2_CPU_CLEAR); in __bcm_sysport_tx_reclaim()
915 INTRL2_0_TDMA_MBDONE_SHIFT), INTRL2_CPU_CLEAR); in __bcm_sysport_tx_reclaim()
1136 intrl2_0_writel(priv, priv->irq0_stat, INTRL2_CPU_CLEAR); in bcm_sysport_rx_isr()
1187 intrl2_1_writel(priv, 0xffffffff, INTRL2_CPU_CLEAR); in bcm_sysport_tx_isr()
1929 intrl2_0_writel(priv, 0xffffffff, INTRL2_CPU_CLEAR); in bcm_sysport_mask_all_intrs()
1932 intrl2_1_writel(priv, 0xffffffff, INTRL2_CPU_CLEAR); in bcm_sysport_mask_all_intrs()
Dbcmsysport.h113 #define INTRL2_CPU_CLEAR 0x08 macro
/drivers/net/ethernet/broadcom/genet/
Dbcmgenet.c1879 INTRL2_CPU_CLEAR); in __bcmgenet_tx_reclaim()
1882 INTRL2_CPU_CLEAR); in __bcmgenet_tx_reclaim()
2248 INTRL2_CPU_CLEAR); in bcmgenet_desc_rx()
2253 INTRL2_CPU_CLEAR); in bcmgenet_desc_rx()
2502 bcmgenet_intrl2_0_writel(priv, 0xFFFFFFFF, INTRL2_CPU_CLEAR); in bcmgenet_intr_disable()
2504 bcmgenet_intrl2_1_writel(priv, 0xFFFFFFFF, INTRL2_CPU_CLEAR); in bcmgenet_intr_disable()
3153 bcmgenet_intrl2_1_writel(priv, status, INTRL2_CPU_CLEAR); in bcmgenet_isr1()
3202 bcmgenet_intrl2_0_writel(priv, status, INTRL2_CPU_CLEAR); in bcmgenet_isr0()
4213 bcmgenet_intrl2_0_writel(priv, UMAC_IRQ_WAKE_EVENT, INTRL2_CPU_CLEAR); in bcmgenet_resume_noirq()
Dbcmgenet.h240 #define INTRL2_CPU_CLEAR 0x08 macro