Home
last modified time | relevance | path

Searched refs:MMHUBBUB_MEM_PWR_CNTL (Results 1 – 12 of 12) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_mmhubbub.h84 SRI2(MMHUBBUB_MEM_PWR_CNTL, MMHUBBUB, inst),\
135 SRI2(MMHUBBUB_MEM_PWR_CNTL, MMHUBBUB, inst),\
261 SF(MMHUBBUB_MEM_PWR_CNTL, WBIF_WHOLE_BUF_MODE, mask_sh),\
420 uint32_t MMHUBBUB_MEM_PWR_CNTL;\
/drivers/gpu/drm/amd/display/dc/dcn32/
Ddcn32_mmhubbub.h78 SRI2(MMHUBBUB_MEM_PWR_CNTL, MMHUBBUB, inst),\
Ddcn32_resource.c531 SR(MMHUBBUB_MEM_PWR_CNTL), \
620 HWS_SF(, MMHUBBUB_MEM_PWR_CNTL, VGA_MEM_PWR_FORCE, mask_sh)
Ddcn32_hwseq.c832 REG_UPDATE(MMHUBBUB_MEM_PWR_CNTL, VGA_MEM_PWR_FORCE, 1); in dcn32_init_hw()
Ddcn32_resource.h713 SRI2_ARR(MMHUBBUB_MEM_PWR_CNTL, MMHUBBUB, inst), \
/drivers/gpu/drm/amd/display/dc/dce/
Ddce_hwseq.h669 uint32_t MMHUBBUB_MEM_PWR_CNTL; member
921 HWS_SF(, MMHUBBUB_MEM_PWR_CNTL, VGA_MEM_PWR_FORCE, mask_sh)
/drivers/gpu/drm/amd/display/dc/dcn31/
Ddcn31_hwseq.c89 REG_UPDATE(MMHUBBUB_MEM_PWR_CNTL, VGA_MEM_PWR_FORCE, 1); in enable_memory_low_power()
Ddcn31_resource.c681 SR(MMHUBBUB_MEM_PWR_CNTL), \
767 HWS_SF(, MMHUBBUB_MEM_PWR_CNTL, VGA_MEM_PWR_FORCE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/dcn316/
Ddcn316_resource.c678 SR(MMHUBBUB_MEM_PWR_CNTL), \
764 HWS_SF(, MMHUBBUB_MEM_PWR_CNTL, VGA_MEM_PWR_FORCE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/dcn314/
Ddcn314_resource.c702 SR(MMHUBBUB_MEM_PWR_CNTL), \
793 HWS_SF(, MMHUBBUB_MEM_PWR_CNTL, VGA_MEM_PWR_FORCE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/dcn315/
Ddcn315_resource.c681 SR(MMHUBBUB_MEM_PWR_CNTL), \
767 HWS_SF(, MMHUBBUB_MEM_PWR_CNTL, VGA_MEM_PWR_FORCE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/dcn321/
Ddcn321_resource.c529 SR(MMHUBBUB_MEM_PWR_CNTL), \
618 HWS_SF(, MMHUBBUB_MEM_PWR_CNTL, VGA_MEM_PWR_FORCE, mask_sh)