| /drivers/irqchip/ |
| D | irq-sunxi-nmi.c | 147 const struct sunxi_sc_nmi_reg_offs *reg_offs) in sunxi_sc_nmi_irq_init() argument
191 gc->chip_types[0].regs.ack = reg_offs->pend; in sunxi_sc_nmi_irq_init()
192 gc->chip_types[0].regs.mask = reg_offs->enable; in sunxi_sc_nmi_irq_init()
193 gc->chip_types[0].regs.type = reg_offs->ctrl; in sunxi_sc_nmi_irq_init()
201 gc->chip_types[1].regs.ack = reg_offs->pend; in sunxi_sc_nmi_irq_init()
202 gc->chip_types[1].regs.mask = reg_offs->enable; in sunxi_sc_nmi_irq_init()
203 gc->chip_types[1].regs.type = reg_offs->ctrl; in sunxi_sc_nmi_irq_init()
207 sunxi_sc_nmi_write(gc, reg_offs->enable, 0); in sunxi_sc_nmi_irq_init()
210 sunxi_sc_nmi_write(gc, reg_offs->pend, SUNXI_NMI_IRQ_BIT); in sunxi_sc_nmi_irq_init()
|
| D | irq-imgpdc.c | 89 static void pdc_write(struct pdc_intc_priv *priv, unsigned int reg_offs, in pdc_write() argument
92 iowrite32(data, priv->pdc_base + reg_offs); in pdc_write()
96 unsigned int reg_offs) in pdc_read() argument
98 return ioread32(priv->pdc_base + reg_offs); in pdc_read()
|
| /drivers/clk/samsung/ |
| D | clk-exynos-arm64.c | 33 const unsigned long *reg_offs, size_t reg_offs_len) in exynos_arm64_init_clocks() argument
43 void __iomem *reg = reg_base + reg_offs[i]; in exynos_arm64_init_clocks()
47 if (reg_offs[i] < GATE_OFF_START || reg_offs[i] > GATE_OFF_END) in exynos_arm64_init_clocks()
|
| /drivers/media/rc/img-ir/ |
| D | img-ir.h | 158 unsigned int reg_offs, unsigned int data) in img_ir_write() argument
160 iowrite32(data, priv->reg_base + reg_offs); in img_ir_write()
164 unsigned int reg_offs) in img_ir_read() argument
166 return ioread32(priv->reg_base + reg_offs); in img_ir_read()
|
| /drivers/media/dvb-frontends/ |
| D | dib7000m.c | 40 u8 reg_offs; member
140 if (state->reg_offs && (r >= 112 && r <= 331)) // compensate for 7000MC in dib7000m_write_tab()
159 smo_mode = (dib7000m_read_word(state, 294 + state->reg_offs) & 0x0010) | (1 << 1); in dib7000m_set_output_mode()
195 ret |= dib7000m_write_word(state, 294 + state->reg_offs, smo_mode); in dib7000m_set_output_mode()
196 ret |= dib7000m_write_word(state, 295 + state->reg_offs, fifo_threshold); /* synchronous fread */ in dib7000m_set_output_mode()
353 dib7000m_write_word(state, 263 + state->reg_offs, 6); in dib7000m_set_diversity_in()
354 dib7000m_write_word(state, 264 + state->reg_offs, 6); in dib7000m_set_diversity_in()
355 …dib7000m_write_word(state, 266 + state->reg_offs, (state->div_sync_wait << 4) | (1 << 2) | (2 << 0… in dib7000m_set_diversity_in()
357 dib7000m_write_word(state, 263 + state->reg_offs, 1); in dib7000m_set_diversity_in()
358 dib7000m_write_word(state, 264 + state->reg_offs, 0); in dib7000m_set_diversity_in()
[all …]
|
| D | dib9000.c | 56 u8 reg_offs; member
976 state->reg_offs = 1; in dib9000_fw_reset()
|
| /drivers/mtd/nand/raw/ |
| D | fsl_upm.c | 81 u32 mar, reg_offs = fun->mchip_offsets[fun->mchip_number]; in func_exec_instr() local
90 reg_offs; in func_exec_instr()
91 fsl_upm_run_pattern(&fun->upm, fun->io_base + reg_offs, mar); in func_exec_instr()
99 reg_offs; in func_exec_instr()
100 fsl_upm_run_pattern(&fun->upm, fun->io_base + reg_offs, mar); in func_exec_instr()
108 in[i] = in_8(fun->io_base + reg_offs); in func_exec_instr()
114 out_8(fun->io_base + reg_offs, out[i]); in func_exec_instr()
|
| /drivers/thermal/broadcom/ |
| D | brcmstb_thermal.c | 73 u32 reg_offs; member
83 .reg_offs = AVS_TMON_INT_THRESH,
91 .reg_offs = AVS_TMON_INT_THRESH,
99 .reg_offs = AVS_TMON_RESET_THRESH,
197 u32 val = __raw_readl(priv->tmon_base + trip->reg_offs); in avs_tmon_get_trip_temp()
221 orig = __raw_readl(priv->tmon_base + trip->reg_offs); in avs_tmon_set_trip_temp()
224 __raw_writel(orig, priv->tmon_base + trip->reg_offs); in avs_tmon_set_trip_temp()
|
| /drivers/spi/ |
| D | spi-mtk-snfi.c | 432 u32 reg_offs = 0; in mtk_snand_mac_io() local
448 for (i = 0; i < op->cmd.nbytes; i++, reg_offs++) { in mtk_snand_mac_io()
450 val |= b << (8 * (reg_offs % 4)); in mtk_snand_mac_io()
451 if (reg_offs % 4 == 3) { in mtk_snand_mac_io()
452 nfi_write32(snf, SNF_GPRAM + reg_offs - 3, val); in mtk_snand_mac_io()
457 for (i = 0; i < op->addr.nbytes; i++, reg_offs++) { in mtk_snand_mac_io()
459 val |= b << (8 * (reg_offs % 4)); in mtk_snand_mac_io()
460 if (reg_offs % 4 == 3) { in mtk_snand_mac_io()
461 nfi_write32(snf, SNF_GPRAM + reg_offs - 3, val); in mtk_snand_mac_io()
466 for (i = 0; i < op->dummy.nbytes; i++, reg_offs++) { in mtk_snand_mac_io()
[all …]
|
| D | spi-sh-msiof.c | 195 static u32 sh_msiof_read(struct sh_msiof_spi_priv *p, int reg_offs) in sh_msiof_read() argument
197 switch (reg_offs) { in sh_msiof_read()
200 return ioread16(p->mapbase + reg_offs); in sh_msiof_read()
202 return ioread32(p->mapbase + reg_offs); in sh_msiof_read()
206 static void sh_msiof_write(struct sh_msiof_spi_priv *p, int reg_offs, in sh_msiof_write() argument
209 switch (reg_offs) { in sh_msiof_write()
212 iowrite16(value, p->mapbase + reg_offs); in sh_msiof_write()
215 iowrite32(value, p->mapbase + reg_offs); in sh_msiof_write()
|
| /drivers/misc/genwqe/ |
| D | card_dev.c | 1061 u32 reg_offs; in genwqe_ioctl() local
1080 if (get_user(reg_offs, &io->num)) in genwqe_ioctl()
1083 if ((reg_offs >= cd->mmio_len) || (reg_offs & 0x7)) in genwqe_ioctl()
1086 val = __genwqe_readq(cd, reg_offs); in genwqe_ioctl()
1100 if (get_user(reg_offs, &io->num)) in genwqe_ioctl()
1103 if ((reg_offs >= cd->mmio_len) || (reg_offs & 0x7)) in genwqe_ioctl()
1109 __genwqe_writeq(cd, reg_offs, val); in genwqe_ioctl()
1116 if (get_user(reg_offs, &io->num)) in genwqe_ioctl()
1119 if ((reg_offs >= cd->mmio_len) || (reg_offs & 0x3)) in genwqe_ioctl()
1122 val = __genwqe_readl(cd, reg_offs); in genwqe_ioctl()
[all …]
|
| /drivers/soc/imx/ |
| D | gpc.c | 48 unsigned int reg_offs; member
66 regmap_read(pd->regmap, pd->reg_offs + GPC_PGC_PDNSCR_OFFS, &val); in imx6_pm_domain_power_off()
71 regmap_update_bits(pd->regmap, pd->reg_offs + GPC_PGC_CTRL_OFFS, in imx6_pm_domain_power_off()
107 regmap_update_bits(pd->regmap, pd->reg_offs + GPC_PGC_CTRL_OFFS, in imx6_pm_domain_power_on()
267 .reg_offs = 0x260,
276 .reg_offs = 0x240,
285 .reg_offs = 0x200,
|
| /drivers/soc/renesas/ |
| D | rcar-gen4-sysc.c | 69 unsigned int reg_offs; in rcar_gen4_sysc_pwr_on_off() local
74 reg_offs = PDRONCR(pdr); in rcar_gen4_sysc_pwr_on_off()
76 reg_offs = PDROFFCR(pdr); in rcar_gen4_sysc_pwr_on_off()
86 iowrite32(PWRON_PWROFF, rcar_gen4_sysc_base + reg_offs); in rcar_gen4_sysc_pwr_on_off()
|
| D | rcar-sysc.c | 71 unsigned int sr_bit, reg_offs; in rcar_sysc_pwr_on_off() local
77 reg_offs = PWRONCR_OFFS; in rcar_sysc_pwr_on_off()
80 reg_offs = PWROFFCR_OFFS; in rcar_sysc_pwr_on_off()
92 rcar_sysc_base + sysc_ch->chan_offs + reg_offs); in rcar_sysc_pwr_on_off()
|
| /drivers/video/fbdev/ |
| D | sh_mobile_lcdcfb.c | 290 iowrite32(data, chan->lcdc->base + chan->reg_offs[reg_nr]); in lcdc_write_chan()
292 iowrite32(data, chan->lcdc->base + chan->reg_offs[reg_nr] + in lcdc_write_chan()
299 iowrite32(data, chan->lcdc->base + chan->reg_offs[reg_nr] + in lcdc_write_chan_mirror()
306 return ioread32(chan->lcdc->base + chan->reg_offs[reg_nr]); in lcdc_read_chan()
317 unsigned long reg_offs, unsigned long data) in lcdc_write() argument
319 iowrite32(data, priv->base + reg_offs); in lcdc_write()
323 unsigned long reg_offs) in lcdc_read() argument
325 return ioread32(priv->base + reg_offs); in lcdc_read()
329 unsigned long reg_offs, in lcdc_wait_bit() argument
332 while ((lcdc_read(priv, reg_offs) & mask) != until) in lcdc_wait_bit()
[all …]
|
| D | sh_mobile_lcdcfb.h | 61 unsigned long *reg_offs; member
|
| /drivers/media/platform/renesas/ |
| D | renesas-ceu.c | 301 static void ceu_write(struct ceu_device *priv, unsigned int reg_offs, u32 data) in ceu_write() argument
303 iowrite32(data, priv->base + reg_offs); in ceu_write()
306 static u32 ceu_read(struct ceu_device *priv, unsigned int reg_offs) in ceu_read() argument
308 return ioread32(priv->base + reg_offs); in ceu_read()
|
| /drivers/mtd/nand/raw/brcmnand/ |
| D | brcmnand.c | 1410 u16 offset0, offset10, reg_offs; in oob_reg_read() local
1419 reg_offs = offset10 + ((offs - 0x10) & ~0x03); in oob_reg_read()
1421 reg_offs = offset0 + (offs & ~0x03); in oob_reg_read()
1423 return nand_readreg(ctrl, reg_offs) >> (24 - ((offs & 0x03) << 3)); in oob_reg_read()
1429 u16 offset0, offset10, reg_offs; in oob_reg_write() local
1438 reg_offs = offset10 + ((offs - 0x10) & ~0x03); in oob_reg_write()
1440 reg_offs = offset0 + (offs & ~0x03); in oob_reg_write()
1442 nand_writereg(ctrl, reg_offs, data); in oob_reg_write()
|