Home
last modified time | relevance | path

Searched refs:sge_control (Results 1 – 8 of 8) sorted by relevance

/drivers/net/ethernet/chelsio/cxgb/
Dsge.c261 u32 sge_control; /* shadow value of sge control reg */ member
732 sge->sge_control |= F_VLAN_XTRACT; in t1_vlan_mode()
734 sge->sge_control &= ~F_VLAN_XTRACT; in t1_vlan_mode()
736 writel(sge->sge_control, adapter->regs + A_SG_CONTROL); in t1_vlan_mode()
768 sge->sge_control = F_CMDQ0_ENABLE | F_CMDQ1_ENABLE | F_FL0_ENABLE | in configure_sge()
774 sge->sge_control |= F_ENABLE_BIG_ENDIAN; in configure_sge()
2005 writel(sge->sge_control, sge->adapter->regs + A_SG_CONTROL); in t1_sge_start()
/drivers/scsi/csiostor/
Dcsio_wr.c75 return (hw->wrm.sge.sge_control & EGRSTATUSPAGESIZE_F) ? 128 : 64; in csio_wr_qstat_pgsz()
1464 sge->sge_control = csio_rd_reg32(hw, SGE_CONTROL_A); in csio_wr_get_sge()
1466 ingpad = INGPADBOUNDARY_G(sge->sge_control); in csio_wr_get_sge()
1536 sge->sge_control = csio_rd_reg32(hw, SGE_CONTROL_A); in csio_wr_set_sge()
Dcsio_wr.h427 uint32_t sge_control; /* padding, boundaries, member
/drivers/net/ethernet/chelsio/cxgb4vf/
Dt4vf_hw.c699 u32 sge_control, sge_control2; in t4vf_fl_pkt_align() local
702 sge_control = adapter->params.sge.sge_control; in t4vf_fl_pkt_align()
721 ingpadboundary = 1 << (INGPADBOUNDARY_G(sge_control) + ingpad_shift); in t4vf_fl_pkt_align()
870 sge_params->sge_control = vals[0]; in t4vf_get_sge_params()
Dt4vf_common.h178 u32 sge_control; /* padding, boundaries, lengths, etc. */ member
Dsge.c2654 if ((sge_params->sge_control & RXPKTCPLMODE_F) != in t4vf_sge_init()
2665 s->stat_len = ((sge_params->sge_control & EGRSTATUSPAGESIZE_F) in t4vf_sge_init()
2667 s->pktshift = PKTSHIFT_G(sge_params->sge_control); in t4vf_sge_init()
/drivers/net/ethernet/chelsio/cxgb4/
Dsge.c5177 u32 sge_control, sge_conm_ctrl; in t4_sge_init() local
5184 sge_control = t4_read_reg(adap, SGE_CONTROL_A); in t4_sge_init()
5185 s->pktshift = PKTSHIFT_G(sge_control); in t4_sge_init()
5186 s->stat_len = (sge_control & EGRSTATUSPAGESIZE_F) ? 128 : 64; in t4_sge_init()
Dt4_hw.c7220 u32 sge_control, sge_control2; in t4_fl_pkt_align() local
7223 sge_control = t4_read_reg(adap, SGE_CONTROL_A); in t4_fl_pkt_align()
7242 ingpadboundary = 1 << (INGPADBOUNDARY_G(sge_control) + ingpad_shift); in t4_fl_pkt_align()