| /arch/mips/fw/arc/ |
| D | file.c | 16 ArcRead(ULONG FileID, VOID *Buffer, ULONG N, ULONG *Count) in ArcRead()
22 ArcWrite(ULONG FileID, PVOID Buffer, ULONG N, PULONG Count) in ArcWrite()
|
| /arch/ia64/lib/ |
| D | memcpy.S | 39 # define N (MEM_LAT + 4) macro
178 # define N (MEM_LAT + 5) /* number of stages */ macro
|
| D | copy_page_mck.S | 99 #define N (D + 1) macro
|
| D | memcpy_mck.S | 67 #define N (D + 1) macro
|
| /arch/alpha/include/asm/ |
| D | switch_to.h | 9 #define switch_to(P,N,L) \ argument
|
| D | core_cia.h | 205 #define CIA_IOC_PCI_Wn_BASE(N) (IDENT_ADDR + 0x8760000400UL + (N)*0x100) argument
206 #define CIA_IOC_PCI_Wn_MASK(N) (IDENT_ADDR + 0x8760000440UL + (N)*0x100) argument
207 #define CIA_IOC_PCI_Tn_BASE(N) (IDENT_ADDR + 0x8760000480UL + (N)*0x100) argument
|
| /arch/sparc/crypto/ |
| D | camellia_asm.S | 77 #define ROTL128(S01, S23, TMP1, TMP2, N) \ argument
|
| /arch/loongarch/include/asm/ |
| D | hw_breakpoint.h | 57 #define LOONGARCH_CSR_WATCH_READ(N, REG, T, VAL) \ argument
65 #define LOONGARCH_CSR_WATCH_WRITE(N, REG, T, VAL) \ argument
|
| /arch/arm/include/asm/ |
| D | hw_breakpoint.h | 109 #define ARM_DBG_READ(N, M, OP2, VAL) do {\ argument
113 #define ARM_DBG_WRITE(N, M, OP2, VAL) do {\ argument
|
| /arch/arm64/include/asm/ |
| D | hw_breakpoint.h | 99 #define AARCH64_DBG_READ(N, REG, VAL) do {\ argument
103 #define AARCH64_DBG_WRITE(N, REG, VAL) do {\ argument
|
| /arch/sh/math-emu/ |
| D | math.c | 68 #define CMP_X(SZ,R,M,N) do{ \ argument
72 #define EQ_X(SZ,R,M,N) do{ \ argument
99 #define ARITH_X(SZ,OP,M,N) do{ \ argument
285 #define EMU_FLOAT_X(SZ,N) do { \ in NOTYETn() argument
301 #define EMU_FTRC_X(SZ,N) do { \ argument
|
| /arch/mips/include/asm/mips-boards/ |
| D | bonito64.h | 351 #define BONITO_GPIO_IOW(N) (1<<(BONITO_GPIO_GPIOW_SHIFT+(N))) argument
352 #define BONITO_GPIO_IOR(N) (1<<(BONITO_GPIO_GPIOR_SHIFT+(N))) argument
353 #define BONITO_GPIO_INR(N) (1<<(BONITO_GPIO_GPINR_SHIFT+(N))) argument
372 #define BONITO_ICU_MBOX(N) (1<<(BONITO_ICU_MBOXES_SHIFT+(N))) argument
373 #define BONITO_ICU_GPIO(N) (1<<(BONITO_ICU_GPIOS_SHIFT+(N))) argument
374 #define BONITO_ICU_GPIN(N) (1<<(BONITO_ICU_GPINS_SHIFT+(N))) argument
|
| /arch/m68k/fpsp040/ |
| D | stan.S | 158 .set N,L_SCR3 define
|
| D | stwotox.S | 175 .set N,L_SCR1 define
|
| D | ssin.S | 143 .set N,L_SCR2 define
|
| /arch/sparc/include/asm/ |
| D | head_64.h | 12 #define GET_GL_GLOBAL(N) \ argument
|
| /arch/mips/lib/ |
| D | memset.S | 129 #define STORE_BYTE(N) \ argument
|
| /arch/mips/include/asm/mach-loongson2ef/ |
| D | loongson.h | 195 #define LOONGSON_ICU_MBOX(N) (1<<(LOONGSON_ICU_MBOXES_SHIFT+(N))) argument
196 #define LOONGSON_ICU_GPIO(N) (1<<(LOONGSON_ICU_GPIOS_SHIFT+(N))) argument
197 #define LOONGSON_ICU_GPIN(N) (1<<(LOONGSON_ICU_GPINS_SHIFT+(N))) argument
|
| /arch/mips/include/asm/mach-loongson64/ |
| D | loongson.h | 215 #define LOONGSON_ICU_MBOX(N) (1<<(LOONGSON_ICU_MBOXES_SHIFT+(N))) argument
216 #define LOONGSON_ICU_GPIO(N) (1<<(LOONGSON_ICU_GPIOS_SHIFT+(N))) argument
217 #define LOONGSON_ICU_GPIN(N) (1<<(LOONGSON_ICU_GPINS_SHIFT+(N))) argument
|
| /arch/loongarch/kernel/ |
| D | hw_breakpoint.c | 36 #define READ_WB_REG_CASE(OFF, N, REG, T, VAL) \ argument
41 #define WRITE_WB_REG_CASE(OFF, N, REG, T, VAL) \ argument
|
| /arch/mips/include/asm/mach-au1x00/ |
| D | au1000.h | 275 #define MEM_SDMODE_RS_N(N) ((N) << 18) argument
281 #define MEM_SDMODE_CS_N(N) ((N) << 15) argument
282 #define MEM_SDMODE_TRAS_N(N) ((N) << 11) argument
283 #define MEM_SDMODE_TMRD_N(N) ((N) << 9) argument
284 #define MEM_SDMODE_TWR_N(N) ((N) << 7) argument
285 #define MEM_SDMODE_TRP_N(N) ((N) << 5) argument
286 #define MEM_SDMODE_TRCD_N(N) ((N) << 3) argument
287 #define MEM_SDMODE_TCL_N(N) ((N) << 0) argument
293 #define MEM_SDADDR_CSBA_N(N) ((N) & (0x03FF << 22) >> 12) argument
294 #define MEM_SDADDR_CSMASK_N(N) ((N)&(0x03FF << 22) >> 22) argument
[all …]
|
| /arch/arm64/kernel/ |
| D | hw_breakpoint.c | 59 #define READ_WB_REG_CASE(OFF, N, REG, VAL) \ argument
64 #define WRITE_WB_REG_CASE(OFF, N, REG, VAL) \ argument
|
| /arch/mips/cavium-octeon/ |
| D | octeon-memcpy.S | 360 #define COPY_BYTE(N) \ argument
|
| /arch/openrisc/include/asm/ |
| D | spr_defs.h | 108 #define SPR_DVR(N) (SPRGROUP_D + (N)) argument
109 #define SPR_DCR(N) (SPRGROUP_D + 8 + (N)) argument
118 #define SPR_PCCR(N) (SPRGROUP_PC + (N)) argument
119 #define SPR_PCMR(N) (SPRGROUP_PC + 8 + (N)) argument
|
| /arch/mips/crypto/ |
| D | chacha-core.S | 186 #define AXR(A, B, C, D, K, L, M, N, V, W, Y, Z, S) \ argument
|