Home
last modified time | relevance | path

Searched defs:_min (Results 1 – 18 of 18) sorted by relevance

/drivers/clk/sunxi-ng/
Dccu_mult.h17 #define _SUNXI_CCU_MULT_OFFSET_MIN_MAX(_shift, _width, _offset, _min, _max) \ argument
26 #define _SUNXI_CCU_MULT_MIN(_shift, _width, _min) \ argument
/drivers/net/ethernet/sfc/falcon/
Dfalcon_boards.c52 #define LM87_IN_LIMITS(nr, _min, _max) \ argument
54 #define LM87_AIN_LIMITS(nr, _min, _max) \ argument
56 #define LM87_TEMP_INT_LIMITS(_min, _max) \ argument
58 #define LM87_TEMP_EXT1_LIMITS(_min, _max) \ argument
/drivers/regulator/
Drk808-regulator.c78 #define RK817_BOOST_DESC(_id, _match, _supply, _min, _max, _step, _vreg,\ argument
102 #define RK8XX_DESC_COM(_id, _match, _supply, _min, _max, _step, _vreg, \ argument
125 #define RK805_DESC(_id, _match, _supply, _min, _max, _step, _vreg, \ argument
158 #define RK8XX_DESC(_id, _match, _supply, _min, _max, _step, _vreg, \ argument
163 #define RK817_DESC(_id, _match, _supply, _min, _max, _step, _vreg, \ argument
Dslg51000-regulator.c213 #define SLG51000_REGL_DESC(_id, _name, _s_name, _min, _step) \ argument
Dbd9571mwv-regulator.c35 #define BD9571MWV_REG(_name, _of, _id, _ops, _vr, _vm, _nv, _min, _step, _lmin)\ argument
Daxp20x-regulator.c345 #define AXP_DESC_IO(_family, _id, _match, _supply, _min, _max, _step, _vreg, \ argument
367 #define AXP_DESC(_family, _id, _match, _supply, _min, _max, _step, _vreg, \ argument
Dmax8998.c478 #define MAX8998_LINEAR_REG(_name, _ops, _min, _step, _max) \ argument
/drivers/platform/x86/intel/uncore-frequency/
Duncore-frequency-tpmi.c97 int i, _min = 0, _max = 0; in uncore_read_control_freq() local
/drivers/media/v4l2-core/
Dv4l2-common.c65 int v4l2_ctrl_query_fill(struct v4l2_queryctrl *qctrl, s32 _min, s32 _max, s32 _step, s32 _def) in v4l2_ctrl_query_fill()
/drivers/usb/dwc2/
Dparams.c739 #define CHECK_RANGE(_param, _min, _max, _def) do { \ argument
/drivers/power/supply/
Dmp2629_charger.c49 #define MP2629_PROPS(_idx, _min, _max, _step) \ argument
/drivers/clk/baikal-t1/
Dccu-pll.c329 #define CCU_PLL_DBGFS_FLD_ATTR(_name, _reg, _lsb, _mask, _min, _max) \ argument
/drivers/pinctrl/mediatek/
Dpinctrl-mtk-common.h86 #define MTK_DRV_GRP(_min, _max, _low, _high, _step) \ argument
/drivers/clk/renesas/
Dr9a06g032-clocks.c192 #define D_DIV(_idx, _n, _src, _reg, _min, _max, ...) { \ argument
/drivers/gpu/drm/
Ddrm_modes.c193 #define PARAM_RANGE(_min, _typ, _max) \ argument
/drivers/misc/sgi-xp/
Dxpc.h27 #define _XPC_VERSION(_maj, _min) (((_maj) << 4) | ((_min) & 0xf)) argument
/drivers/net/wireless/realtek/rtw89/
Dfw.c422 #define __CFG_FW_FEAT(_chip, _cond, _maj, _min, _sub, _idx, _feat) \ argument
/drivers/net/wireless/quantenna/qtnfmac/
Dqlink.h15 #define QLINK_VER(_maj, _min) (((_maj) << QLINK_PROTO_VER_MAJOR_S) | (_min)) argument