Home
last modified time | relevance | path

Searched defs:feature_mask (Results 1 – 25 of 27) sorted by relevance

12

/drivers/gpu/drm/amd/pm/swsmu/
Dsmu_cmn.c589 uint64_t *feature_mask) in smu_cmn_get_enabled_mask()
645 uint64_t feature_mask, in smu_cmn_feature_update_enable_state()
712 uint64_t feature_mask; in smu_cmn_get_pp_feature_mask() local
757 uint64_t feature_mask; in smu_cmn_set_pp_feature_mask() local
Dsmu_internal.h75 #define smu_get_allowed_feature_mask(smu, feature_mask, num) smu_ppt_funcs(get_allowed_feature_mas… argument
/drivers/gpu/drm/amd/pm/powerplay/smumgr/
Dvega12_smumgr.c126 bool enable, uint64_t feature_mask) in vega12_enable_smc_features()
Dvega10_smumgr.c112 bool enable, uint32_t feature_mask) in vega10_enable_smc_features()
Dvega20_smumgr.c318 bool enable, uint64_t feature_mask) in vega20_enable_smc_features()
/drivers/gpu/drm/amd/pm/swsmu/smu11/
Darcturus_ppt.c316 uint32_t *feature_mask, uint32_t num) in arcturus_get_allowed_feature_mask()
949 uint32_t feature_mask, in arcturus_upload_dpm_level()
2302 uint32_t feature_mask; member
Dcyan_skillfish_ppt.c566 uint64_t *feature_mask) in cyan_skillfish_get_enabled_mask()
Dsmu_v11_0.c751 uint32_t feature_mask[2]; in smu_v11_0_set_allowed_mask() local
Dnavi10_ppt.c279 uint32_t *feature_mask, uint32_t num) in navi10_get_allowed_feature_mask()
Dsienna_cichlid_ppt.c276 uint32_t *feature_mask, uint32_t num) in sienna_cichlid_get_allowed_feature_mask()
/drivers/gpu/drm/amd/pm/swsmu/smu13/
Daldebaran_ppt.c298 uint32_t *feature_mask, uint32_t num) in aldebaran_get_allowed_feature_mask()
938 uint32_t feature_mask, in aldebaran_upload_dpm_level()
1668 uint32_t feature_mask; member
Dsmu_v13_0_6_ppt.c287 uint32_t *feature_mask, in smu_v13_0_6_get_allowed_feature_mask()
1007 uint32_t feature_mask, uint32_t level) in smu_v13_0_6_upload_dpm_level()
1645 uint64_t *feature_mask) in smu_v13_0_6_get_enabled_mask()
Dsmu_v13_0_7_ppt.c258 uint32_t *feature_mask, uint32_t num) in smu_v13_0_7_get_allowed_feature_mask()
Dsmu_v13_0_0_ppt.c289 uint32_t *feature_mask, uint32_t num) in smu_v13_0_0_get_allowed_feature_mask()
Dsmu_v13_0.c781 uint32_t feature_mask[2]; in smu_v13_0_set_allowed_mask() local
/drivers/thermal/intel/int340x_thermal/
Dprocessor_thermal_device.c319 kernel_ulong_t feature_mask) in proc_thermal_mmio_add()
/drivers/pci/msi/
Dirqdomain.c324 bool pci_msi_domain_supports(struct pci_dev *pdev, unsigned int feature_mask, in pci_msi_domain_supports()
/drivers/infiniband/hw/efa/
Defa_com_cmd.c365 u32 feature_mask = 1 << feature_id; in efa_com_check_supported_feature_id() local
/drivers/gpu/drm/amd/pm/swsmu/smu12/
Drenoir_ppt.c1414 uint64_t *feature_mask) in renoir_get_enabled_mask()
/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dvega20_hwmgr.c1809 static int vega20_upload_dpm_min_level(struct pp_hwmgr *hwmgr, uint32_t feature_mask) in vega20_upload_dpm_min_level()
1910 static int vega20_upload_dpm_max_level(struct pp_hwmgr *hwmgr, uint32_t feature_mask) in vega20_upload_dpm_max_level()
Dvega10_hwmgr.c2892 uint32_t i, feature_mask = 0; in vega10_stop_dpm() local
2931 uint32_t i, feature_mask = 0; in vega10_start_dpm() local
5672 uint32_t feature_mask = 0; in vega10_disable_power_features_for_compute_performance() local
/drivers/net/
Dtap.c956 netdev_features_t feature_mask = 0; in set_offload() local
/drivers/net/ethernet/qlogic/qed/
Dqed_vf.c622 u16 feature_mask, u8 tunn_mode, in __qed_vf_update_tunn_param()
/drivers/net/ethernet/amazon/ena/
Dena_com.c967 u32 feature_mask = 1 << feature_id; in ena_com_check_supported_feature_id() local
/drivers/staging/media/meson/vdec/
Dcodec_vp9.c393 unsigned int feature_mask[MAX_SEGMENTS]; member

12