| /drivers/media/platform/verisilicon/ |
| D | rockchip_vpu2_hw_h264_dec.c | 28 #define VDPU_REG_DEC_E(v) ((v) ? BIT(0) : 0) argument
30 #define VDPU_REG_DEC_ADV_PRE_DIS(v) ((v) ? BIT(11) : 0) argument
31 #define VDPU_REG_DEC_SCMD_DIS(v) ((v) ? BIT(10) : 0) argument
32 #define VDPU_REG_FILTERING_DIS(v) ((v) ? BIT(8) : 0) argument
33 #define VDPU_REG_PIC_FIXED_QUANT(v) ((v) ? BIT(7) : 0) argument
34 #define VDPU_REG_DEC_LATENCY(v) (((v) << 1) & GENMASK(6, 1)) argument
36 #define VDPU_REG_INIT_QP(v) (((v) << 25) & GENMASK(30, 25)) argument
37 #define VDPU_REG_STREAM_LEN(v) (((v) << 0) & GENMASK(23, 0)) argument
39 #define VDPU_REG_APF_THRESHOLD(v) (((v) << 17) & GENMASK(30, 17)) argument
40 #define VDPU_REG_STARTMB_X(v) (((v) << 8) & GENMASK(16, 8)) argument
[all …]
|
| D | hantro_g1_mpeg2_dec.c | 25 #define G1_REG_DEC_AXI_RD_ID(v) (((v) << 24) & GENMASK(31, 24)) argument
26 #define G1_REG_DEC_TIMEOUT_E(v) ((v) ? BIT(23) : 0) argument
27 #define G1_REG_DEC_STRSWAP32_E(v) ((v) ? BIT(22) : 0) argument
28 #define G1_REG_DEC_STRENDIAN_E(v) ((v) ? BIT(21) : 0) argument
29 #define G1_REG_DEC_INSWAP32_E(v) ((v) ? BIT(20) : 0) argument
30 #define G1_REG_DEC_OUTSWAP32_E(v) ((v) ? BIT(19) : 0) argument
31 #define G1_REG_DEC_DATA_DISC_E(v) ((v) ? BIT(18) : 0) argument
32 #define G1_REG_DEC_LATENCY(v) (((v) << 11) & GENMASK(16, 11)) argument
33 #define G1_REG_DEC_CLK_GATE_E(v) ((v) ? BIT(10) : 0) argument
34 #define G1_REG_DEC_IN_ENDIAN(v) ((v) ? BIT(9) : 0) argument
[all …]
|
| D | rockchip_vpu2_hw_mpeg2_dec.c | 23 #define VDPU_REG_DEC_E(v) ((v) ? BIT(0) : 0) argument
25 #define VDPU_REG_DEC_ADV_PRE_DIS(v) ((v) ? BIT(11) : 0) argument
26 #define VDPU_REG_DEC_SCMD_DIS(v) ((v) ? BIT(10) : 0) argument
27 #define VDPU_REG_FILTERING_DIS(v) ((v) ? BIT(8) : 0) argument
28 #define VDPU_REG_DEC_LATENCY(v) (((v) << 1) & GENMASK(6, 1)) argument
30 #define VDPU_REG_INIT_QP(v) (((v) << 25) & GENMASK(30, 25)) argument
31 #define VDPU_REG_STREAM_LEN(v) (((v) << 0) & GENMASK(23, 0)) argument
33 #define VDPU_REG_APF_THRESHOLD(v) (((v) << 17) & GENMASK(30, 17)) argument
34 #define VDPU_REG_STARTMB_X(v) (((v) << 8) & GENMASK(16, 8)) argument
35 #define VDPU_REG_STARTMB_Y(v) (((v) << 0) & GENMASK(7, 0)) argument
[all …]
|
| /drivers/media/platform/nxp/ |
| D | imx-pxp.h | 19 #define BF_PXP_CTRL_SFTRST(v) \ argument
22 #define BF_PXP_CTRL_CLKGATE(v) \ argument
25 #define BF_PXP_CTRL_RSVD4(v) \ argument
28 #define BF_PXP_CTRL_EN_REPEAT(v) \ argument
31 #define BF_PXP_CTRL_ENABLE_ROTATE1(v) \ argument
34 #define BF_PXP_CTRL_ENABLE_ROTATE0(v) \ argument
37 #define BF_PXP_CTRL_ENABLE_LUT(v) \ argument
40 #define BF_PXP_CTRL_ENABLE_CSC2(v) \ argument
43 #define BF_PXP_CTRL_BLOCK_SIZE(v) \ argument
48 #define BF_PXP_CTRL_RSVD1(v) \ argument
[all …]
|
| /drivers/gpu/host1x/hw/ |
| D | hw_host1x01_uclass.h | 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f()
52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument
54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f()
58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument
66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f()
70 #define HOST1X_UCLASS_WAIT_SYNCPT_INDX_F(v) \ argument
72 static inline u32 host1x_uclass_wait_syncpt_thresh_f(u32 v) in host1x_uclass_wait_syncpt_thresh_f()
76 #define HOST1X_UCLASS_WAIT_SYNCPT_THRESH_F(v) \ argument
84 static inline u32 host1x_uclass_wait_syncpt_base_indx_f(u32 v) in host1x_uclass_wait_syncpt_base_indx_f()
88 #define HOST1X_UCLASS_WAIT_SYNCPT_BASE_INDX_F(v) \ argument
[all …]
|
| D | hw_host1x05_uclass.h | 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f()
52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument
54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f()
58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument
66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f()
70 #define HOST1X_UCLASS_WAIT_SYNCPT_INDX_F(v) \ argument
72 static inline u32 host1x_uclass_wait_syncpt_thresh_f(u32 v) in host1x_uclass_wait_syncpt_thresh_f()
76 #define HOST1X_UCLASS_WAIT_SYNCPT_THRESH_F(v) \ argument
84 static inline u32 host1x_uclass_wait_syncpt_base_indx_f(u32 v) in host1x_uclass_wait_syncpt_base_indx_f()
88 #define HOST1X_UCLASS_WAIT_SYNCPT_BASE_INDX_F(v) \ argument
[all …]
|
| D | hw_host1x08_uclass.h | 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f()
52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument
54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f()
58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument
66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f()
70 #define HOST1X_UCLASS_WAIT_SYNCPT_INDX_F(v) \ argument
72 static inline u32 host1x_uclass_wait_syncpt_thresh_f(u32 v) in host1x_uclass_wait_syncpt_thresh_f()
76 #define HOST1X_UCLASS_WAIT_SYNCPT_THRESH_F(v) \ argument
84 static inline u32 host1x_uclass_wait_syncpt_base_indx_f(u32 v) in host1x_uclass_wait_syncpt_base_indx_f()
88 #define HOST1X_UCLASS_WAIT_SYNCPT_BASE_INDX_F(v) \ argument
[all …]
|
| D | hw_host1x02_uclass.h | 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f()
52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument
54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f()
58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument
66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f()
70 #define HOST1X_UCLASS_WAIT_SYNCPT_INDX_F(v) \ argument
72 static inline u32 host1x_uclass_wait_syncpt_thresh_f(u32 v) in host1x_uclass_wait_syncpt_thresh_f()
76 #define HOST1X_UCLASS_WAIT_SYNCPT_THRESH_F(v) \ argument
84 static inline u32 host1x_uclass_wait_syncpt_base_indx_f(u32 v) in host1x_uclass_wait_syncpt_base_indx_f()
88 #define HOST1X_UCLASS_WAIT_SYNCPT_BASE_INDX_F(v) \ argument
[all …]
|
| D | hw_host1x04_uclass.h | 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f()
52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument
54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f()
58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument
66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f()
70 #define HOST1X_UCLASS_WAIT_SYNCPT_INDX_F(v) \ argument
72 static inline u32 host1x_uclass_wait_syncpt_thresh_f(u32 v) in host1x_uclass_wait_syncpt_thresh_f()
76 #define HOST1X_UCLASS_WAIT_SYNCPT_THRESH_F(v) \ argument
84 static inline u32 host1x_uclass_wait_syncpt_base_indx_f(u32 v) in host1x_uclass_wait_syncpt_base_indx_f()
88 #define HOST1X_UCLASS_WAIT_SYNCPT_BASE_INDX_F(v) \ argument
[all …]
|
| D | hw_host1x07_uclass.h | 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f()
52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument
54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f()
58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument
66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f()
70 #define HOST1X_UCLASS_WAIT_SYNCPT_INDX_F(v) \ argument
72 static inline u32 host1x_uclass_wait_syncpt_thresh_f(u32 v) in host1x_uclass_wait_syncpt_thresh_f()
76 #define HOST1X_UCLASS_WAIT_SYNCPT_THRESH_F(v) \ argument
84 static inline u32 host1x_uclass_wait_syncpt_base_indx_f(u32 v) in host1x_uclass_wait_syncpt_base_indx_f()
88 #define HOST1X_UCLASS_WAIT_SYNCPT_BASE_INDX_F(v) \ argument
[all …]
|
| D | hw_host1x06_uclass.h | 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f()
52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument
54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f()
58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument
66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f()
70 #define HOST1X_UCLASS_WAIT_SYNCPT_INDX_F(v) \ argument
72 static inline u32 host1x_uclass_wait_syncpt_thresh_f(u32 v) in host1x_uclass_wait_syncpt_thresh_f()
76 #define HOST1X_UCLASS_WAIT_SYNCPT_THRESH_F(v) \ argument
84 static inline u32 host1x_uclass_wait_syncpt_base_indx_f(u32 v) in host1x_uclass_wait_syncpt_base_indx_f()
88 #define HOST1X_UCLASS_WAIT_SYNCPT_BASE_INDX_F(v) \ argument
[all …]
|
| /drivers/staging/media/sunxi/sun6i-isp/ |
| D | sun6i_isp_reg.h | 21 #define SUN6I_ISP_FE_CFG_SRC0_MODE(v) (((v) << 8) & GENMASK(9, 8)) argument
22 #define SUN6I_ISP_FE_CFG_SRC1_MODE(v) (((v) << 16) & GENMASK(17, 16)) argument
33 #define SUN6I_ISP_FE_CTRL_OUTPUT_SPEED_CTRL(v) (((v) << 16) & GENMASK(17, 16)) argument
104 #define SUN6I_ISP_MODE_INPUT_FMT(v) ((v) & GENMASK(2, 0)) argument
105 #define SUN6I_ISP_MODE_INPUT_YUV_SEQ(v) (((v) << 3) & GENMASK(4, 3)) argument
106 #define SUN6I_ISP_MODE_OTF_DPC(v) (((v) << 16) & BIT(16)) argument
107 #define SUN6I_ISP_MODE_SHARP(v) (((v) << 17) & BIT(17)) argument
108 #define SUN6I_ISP_MODE_HIST(v) (((v) << 20) & GENMASK(21, 20)) argument
123 #define SUN6I_ISP_IN_CFG_STRIDE_DIV16(v) ((v) & GENMASK(10, 0)) argument
133 #define SUN6I_ISP_AE_CFG_LOW_BRI_TH(v) ((v) & GENMASK(11, 0)) argument
[all …]
|
| /drivers/iio/adc/ |
| D | stm32-dfsdm.h | 52 #define DFSDM_CHCFGR1_SITP(v) FIELD_PREP(DFSDM_CHCFGR1_SITP_MASK, v) argument
54 #define DFSDM_CHCFGR1_SPICKSEL(v) FIELD_PREP(DFSDM_CHCFGR1_SPICKSEL_MASK, v) argument
56 #define DFSDM_CHCFGR1_SCDEN(v) FIELD_PREP(DFSDM_CHCFGR1_SCDEN_MASK, v) argument
58 #define DFSDM_CHCFGR1_CKABEN(v) FIELD_PREP(DFSDM_CHCFGR1_CKABEN_MASK, v) argument
60 #define DFSDM_CHCFGR1_CHEN(v) FIELD_PREP(DFSDM_CHCFGR1_CHEN_MASK, v) argument
62 #define DFSDM_CHCFGR1_CHINSEL(v) FIELD_PREP(DFSDM_CHCFGR1_CHINSEL_MASK, v) argument
64 #define DFSDM_CHCFGR1_DATMPX(v) FIELD_PREP(DFSDM_CHCFGR1_DATMPX_MASK, v) argument
66 #define DFSDM_CHCFGR1_DATPACK(v) FIELD_PREP(DFSDM_CHCFGR1_DATPACK_MASK, v) argument
68 #define DFSDM_CHCFGR1_CKOUTDIV(v) FIELD_PREP(DFSDM_CHCFGR1_CKOUTDIV_MASK, v) argument
70 #define DFSDM_CHCFGR1_CKOUTSRC(v) FIELD_PREP(DFSDM_CHCFGR1_CKOUTSRC_MASK, v) argument
[all …]
|
| /drivers/i3c/master/mipi-i3c-hci/ |
| D | cmd_v2.c | 26 #define CMD_U3_HDR_TSP_ML_CTRL(v) FIELD_PREP(W3_MASK(107, 104), v) argument
27 #define CMD_U3_IDB4(v) FIELD_PREP(W3_MASK(103, 96), v) argument
28 #define CMD_U3_HDR_CMD(v) FIELD_PREP(W3_MASK(103, 96), v) argument
29 #define CMD_U2_IDB3(v) FIELD_PREP(W2_MASK( 95, 88), v) argument
30 #define CMD_U2_HDR_BT(v) FIELD_PREP(W2_MASK( 95, 88), v) argument
31 #define CMD_U2_IDB2(v) FIELD_PREP(W2_MASK( 87, 80), v) argument
32 #define CMD_U2_BT_CMD2(v) FIELD_PREP(W2_MASK( 87, 80), v) argument
33 #define CMD_U2_IDB1(v) FIELD_PREP(W2_MASK( 79, 72), v) argument
34 #define CMD_U2_BT_CMD1(v) FIELD_PREP(W2_MASK( 79, 72), v) argument
35 #define CMD_U2_IDB0(v) FIELD_PREP(W2_MASK( 71, 64), v) argument
[all …]
|
| D | cmd_v1.c | 27 #define CMD_A0_DEV_COUNT(v) FIELD_PREP(W0_MASK(29, 26), v) argument
28 #define CMD_A0_DEV_INDEX(v) FIELD_PREP(W0_MASK(20, 16), v) argument
29 #define CMD_A0_CMD(v) FIELD_PREP(W0_MASK(14, 7), v) argument
30 #define CMD_A0_TID(v) FIELD_PREP(W0_MASK( 6, 3), v) argument
38 #define CMD_I1_DATA_BYTE_4(v) FIELD_PREP(W1_MASK(63, 56), v) argument
39 #define CMD_I1_DATA_BYTE_3(v) FIELD_PREP(W1_MASK(55, 48), v) argument
40 #define CMD_I1_DATA_BYTE_2(v) FIELD_PREP(W1_MASK(47, 40), v) argument
41 #define CMD_I1_DATA_BYTE_1(v) FIELD_PREP(W1_MASK(39, 32), v) argument
42 #define CMD_I1_DEF_BYTE(v) FIELD_PREP(W1_MASK(39, 32), v) argument
46 #define CMD_I0_MODE(v) FIELD_PREP(W0_MASK(28, 26), v) argument
[all …]
|
| /drivers/vhost/ |
| D | vdpa.c | 79 static struct vhost_vdpa_as *asid_to_as(struct vhost_vdpa *v, u32 asid) in asid_to_as()
91 static struct vhost_iotlb *asid_to_iotlb(struct vhost_vdpa *v, u32 asid) in asid_to_iotlb()
101 static struct vhost_vdpa_as *vhost_vdpa_alloc_as(struct vhost_vdpa *v, u32 asid) in vhost_vdpa_alloc_as()
123 static struct vhost_vdpa_as *vhost_vdpa_find_alloc_as(struct vhost_vdpa *v, in vhost_vdpa_find_alloc_as()
134 static int vhost_vdpa_remove_as(struct vhost_vdpa *v, u32 asid) in vhost_vdpa_remove_as()
152 struct vhost_vdpa *v = container_of(vq->dev, struct vhost_vdpa, vdev); in handle_vq_kick() local
171 struct vhost_vdpa *v = private; in vhost_vdpa_config_cb() local
180 static void vhost_vdpa_setup_vq_irq(struct vhost_vdpa *v, u16 qid) in vhost_vdpa_setup_vq_irq()
206 static void vhost_vdpa_unsetup_vq_irq(struct vhost_vdpa *v, u16 qid) in vhost_vdpa_unsetup_vq_irq()
213 static int vhost_vdpa_reset(struct vhost_vdpa *v) in vhost_vdpa_reset()
[all …]
|
| /drivers/staging/media/sunxi/cedrus/ |
| D | cedrus_regs.h | 13 #define SHIFT_AND_MASK_BITS(v, h, l) \ argument
104 #define VE_DEC_MPEG_MP12HDR_TOP_FIELD_FIRST(v) \ argument
106 #define VE_DEC_MPEG_MP12HDR_FRAME_PRED_FRAME_DCT(v) \ argument
108 #define VE_DEC_MPEG_MP12HDR_CONCEALMENT_MOTION_VECTORS(v) \ argument
110 #define VE_DEC_MPEG_MP12HDR_Q_SCALE_TYPE(v) \ argument
112 #define VE_DEC_MPEG_MP12HDR_INTRA_VLC_FORMAT(v) \ argument
114 #define VE_DEC_MPEG_MP12HDR_ALTERNATE_SCAN(v) \ argument
116 #define VE_DEC_MPEG_MP12HDR_FULL_PEL_FORWARD_VECTOR(v) \ argument
118 #define VE_DEC_MPEG_MP12HDR_FULL_PEL_BACKWARD_VECTOR(v) \ argument
250 #define VE_DEC_MPEG_IQMINPUT_WEIGHT(i, v) \ argument
[all …]
|
| /drivers/iommu/ |
| D | msm_iommu_hw-8xxx.h | 20 #define SET_GLOBAL_REG_N(b, n, r, v) SET_GLOBAL_REG(b, ((r) + (n << 2)), (v)) argument
28 #define SET_GLOBAL_FIELD(b, r, F, v) \ argument
30 #define SET_CONTEXT_FIELD(b, c, r, F, v) \ argument
35 #define SET_FIELD(addr, mask, shift, v) \ argument
84 #define SET_M2VCBR_N(b, N, v) SET_GLOBAL_REG_N(M2VCBR_N, N, (b), (v)) argument
85 #define SET_CBACR_N(b, N, v) SET_GLOBAL_REG_N(CBACR_N, N, (b), (v)) argument
86 #define SET_TLBRSW(b, v) SET_GLOBAL_REG(TLBRSW, (b), (v)) argument
87 #define SET_TLBTR0(b, v) SET_GLOBAL_REG(TLBTR0, (b), (v)) argument
88 #define SET_TLBTR1(b, v) SET_GLOBAL_REG(TLBTR1, (b), (v)) argument
89 #define SET_TLBTR2(b, v) SET_GLOBAL_REG(TLBTR2, (b), (v)) argument
[all …]
|
| /drivers/gpu/drm/exynos/ |
| D | regs-scaler.h | 206 #define SCALER_SRC_CFG_SET_BYTE_SWAP(v) SCALER_SET(v, 6, 5) argument
208 #define SCALER_SRC_CFG_SET_COLOR_FORMAT(v) SCALER_SET(v, 4, 0) argument
232 #define SCALER_SRC_SPAN_SET_C_SPAN(v) SCALER_SET(v, 29, 16) argument
234 #define SCALER_SRC_SPAN_SET_Y_SPAN(v) SCALER_SET(v, 13, 0) argument
238 #define SCALER_SRC_Y_POS_SET_YH_POS(v) SCALER_SET(v, 31, 16) argument
240 #define SCALER_SRC_Y_POS_SET_YV_POS(v) SCALER_SET(v, 15, 0) argument
244 #define SCALER_SRC_WH_SET_WIDTH(v) SCALER_SET(v, 29, 16) argument
246 #define SCALER_SRC_WH_SET_HEIGHT(v) SCALER_SET(v, 13, 0) argument
250 #define SCALER_SRC_C_POS_SET_CH_POS(v) SCALER_SET(v, 31, 16) argument
252 #define SCALER_SRC_C_POS_SET_CV_POS(v) SCALER_SET(v, 15, 0) argument
[all …]
|
| /drivers/md/ |
| D | dm-verity-target.c | 56 struct dm_verity *v; member
91 static sector_t verity_map_sector(struct dm_verity *v, sector_t bi_sector) in verity_map_sector()
102 static sector_t verity_position_at_level(struct dm_verity *v, sector_t block, in verity_position_at_level()
108 static int verity_ahash_update(struct dm_verity *v, struct ahash_request *req, in verity_ahash_update()
141 static int verity_ahash_init(struct dm_verity *v, struct ahash_request *req, in verity_ahash_init()
166 static int verity_ahash_final(struct dm_verity *v, struct ahash_request *req, in verity_ahash_final()
186 static int verity_ahash(struct dm_verity *v, struct dm_verity_io *io, in verity_ahash()
197 int verity_hash(struct dm_verity *v, struct dm_verity_io *io, in verity_hash()
216 static int verity_hash_mb(struct dm_verity *v, struct dm_verity_io *io, in verity_hash_mb()
244 static void verity_hash_at_level(struct dm_verity *v, sector_t block, int level, in verity_hash_at_level()
[all …]
|
| D | dm-verity-fec.c | 16 bool verity_fec_is_enabled(struct dm_verity *v) in verity_fec_is_enabled()
34 static inline u64 fec_interleave(struct dm_verity *v, u64 offset) in fec_interleave()
45 static int fec_decode_rs8(struct dm_verity *v, struct dm_verity_fec_io *fio, in fec_decode_rs8()
62 static u8 *fec_read_parity(struct dm_verity *v, u64 rsb, int index, in fec_read_parity()
105 static inline u8 *fec_buffer_rs_block(struct dm_verity *v, in fec_buffer_rs_block()
125 static int fec_decode_bufs(struct dm_verity *v, struct dm_verity_io *io, in fec_decode_bufs()
186 static int fec_is_erasure(struct dm_verity *v, struct dm_verity_io *io, in fec_is_erasure()
200 static int fec_read_bufs(struct dm_verity *v, struct dm_verity_io *io, in fec_read_bufs()
307 static int fec_alloc_bufs(struct dm_verity *v, struct dm_verity_fec_io *fio) in fec_alloc_bufs()
347 static void fec_init_bufs(struct dm_verity *v, struct dm_verity_fec_io *fio) in fec_init_bufs()
[all …]
|
| /drivers/media/i2c/ |
| D | ov8865.c | 35 #define OV8865_PLL_CTRL0_PRE_DIV(v) ((v) & GENMASK(2, 0)) argument
37 #define OV8865_PLL_CTRL1_MUL_H(v) (((v) & GENMASK(9, 8)) >> 8) argument
39 #define OV8865_PLL_CTRL2_MUL_L(v) ((v) & GENMASK(7, 0)) argument
41 #define OV8865_PLL_CTRL3_M_DIV(v) (((v) - 1) & GENMASK(3, 0)) argument
43 #define OV8865_PLL_CTRL4_MIPI_DIV(v) ((v) & GENMASK(1, 0)) argument
45 #define OV8865_PLL_CTRL5_SYS_PRE_DIV(v) ((v) & GENMASK(1, 0)) argument
47 #define OV8865_PLL_CTRL6_SYS_DIV(v) (((v) - 1) & BIT(0)) argument
52 #define OV8865_PLL_CTRLA_PRE_DIV_HALF(v) (((v) - 1) & BIT(0)) argument
54 #define OV8865_PLL_CTRLB_PRE_DIV(v) ((v) & GENMASK(2, 0)) argument
56 #define OV8865_PLL_CTRLC_MUL_H(v) (((v) & GENMASK(9, 8)) >> 8) argument
[all …]
|
| /drivers/media/platform/sunxi/sun6i-csi/ |
| D | sun6i_csi_reg.h | 18 #define SUN6I_CSI_EN_PTN_CYCLE(v) (((v) << 16) & GENMASK(23, 16)) argument
29 #define SUN6I_CSI_IF_CFG_FIELD_DT_PCLK_SHIFT(v) (((v) << 24) & GENMASK(27, 24)) argument
57 #define SUN6I_CSI_CAP_MASK(v) (((v) << 2) & GENMASK(5, 2)) argument
70 #define SUN6I_CSI_CH_CFG_PAD_VAL(v) (((v) << 24) & GENMASK(31, 24)) argument
71 #define SUN6I_CSI_CH_CFG_INPUT_FMT(v) (((v) << 20) & GENMASK(23, 20)) argument
72 #define SUN6I_CSI_CH_CFG_OUTPUT_FMT(v) (((v) << 16) & GENMASK(19, 16)) argument
78 #define SUN6I_CSI_CH_CFG_INPUT_YUV_SEQ(v) (((v) << 8) & GENMASK(9, 8)) argument
160 #define SUN6I_CSI_CH_FLD1_VSIZE_VER_LEN(v) (((v) << 16) & GENMASK(28, 16)) argument
161 #define SUN6I_CSI_CH_FLD1_VSIZE_VER_START(v) ((v) & GENMASK(12, 0)) argument
164 #define SUN6I_CSI_CH_HSIZE_LEN(v) (((v) << 16) & GENMASK(28, 16)) argument
[all …]
|
| /drivers/net/ethernet/altera/ |
| D | altera_msgdmahw.h | 105 #define MSGDMA_CSR_STAT_BUSY_GET(v) GET_BIT_VALUE(v, 0) argument
106 #define MSGDMA_CSR_STAT_DESC_BUF_EMPTY_GET(v) GET_BIT_VALUE(v, 1) argument
107 #define MSGDMA_CSR_STAT_DESC_BUF_FULL_GET(v) GET_BIT_VALUE(v, 2) argument
108 #define MSGDMA_CSR_STAT_RESP_BUF_EMPTY_GET(v) GET_BIT_VALUE(v, 3) argument
109 #define MSGDMA_CSR_STAT_RESP_BUF_FULL_GET(v) GET_BIT_VALUE(v, 4) argument
110 #define MSGDMA_CSR_STAT_STOPPED_GET(v) GET_BIT_VALUE(v, 5) argument
111 #define MSGDMA_CSR_STAT_RESETTING_GET(v) GET_BIT_VALUE(v, 6) argument
112 #define MSGDMA_CSR_STAT_STOPPED_ON_ERR_GET(v) GET_BIT_VALUE(v, 7) argument
113 #define MSGDMA_CSR_STAT_STOPPED_ON_EARLY_GET(v) GET_BIT_VALUE(v, 8) argument
114 #define MSGDMA_CSR_STAT_IRQ_GET(v) GET_BIT_VALUE(v, 9) argument
[all …]
|
| /drivers/media/platform/sunxi/sun8i-di/ |
| D | sun8i-di.h | 43 #define DEINTERLACE_FIELD_CTRL_FIELD_CNT(v) ((v) & 0xff) argument
55 #define DEINTERLACE_IN_FMT_PS(v) ((v) & 3) argument
56 #define DEINTERLACE_IN_FMT_FMT(v) (((v) & 7) << 4) argument
57 #define DEINTERLACE_IN_FMT_MOD(v) (((v) & 7) << 8) argument
64 #define DEINTERLACE_OUT_FMT_FMT(v) ((v) & 0xf) argument
65 #define DEINTERLACE_OUT_FMT_PS(v) (((v) & 3) << 5) argument
90 #define DEINTERLACE_DIAG_INTP_TH0(v) ((v) & 0x7f) argument
92 #define DEINTERLACE_DIAG_INTP_TH1(v) (((v) & 0x7f) << 8) argument
94 #define DEINTERLACE_DIAG_INTP_TH3(v) (((v) & 0xff) << 24) argument
98 #define DEINTERLACE_TEMP_DIFF_SAD_CENTRAL_TH(v) ((v) & 0x7f) argument
[all …]
|