Searched full:consists (Results 1 – 25 of 283) sorted by relevance
12345678910>>...12
| /Documentation/devicetree/bindings/powerpc/ |
| D | sleep.yaml | 19 The sleep property consists of one or more sleep resources, each of
20 which consists of a phandle to a sleep controller, followed by a
|
| /Documentation/devicetree/bindings/media/i2c/ |
| D | panasonic,amg88xx.txt | 4 8x8 10Hz video which consists of thermal datapoints
|
| /Documentation/devicetree/bindings/clock/ |
| D | imx7ulp-scg-clock.yaml | 23 M4 clock management consists of SCG0, PCC0, PCC1, and CMC0 modules.
24 A7 clock management consists of SCG1, PCC2, PCC3, and CMC1 modules.
|
| D | imx7ulp-pcc-clock.yaml | 23 M4 clock management consists of SCG0, PCC0, PCC1, and CMC0 modules.
24 A7 clock management consists of SCG1, PCC2, PCC3, and CMC1 modules.
|
| D | microchip,pic32.txt | 3 Microchip clock controller is consists of few oscillators, PLL, multiplexer
|
| D | hisi-crg.txt | 32 The reset specifier consists of two cells. The first cell represents the
|
| /Documentation/devicetree/bindings/mfd/ |
| D | qriox.txt | 5 It is consists of a reset controller, watchdog timer, LEDs, and 2 IRQ capable
|
| D | lp3943.txt | 7 LP3943 consists of two sub-devices, lp3943-gpio and lp3943-pwm.
|
| D | da9062.txt | 7 The DA9062 PMIC consists of:
18 The DA9061 PMIC consists of:
|
| D | zii,rave-sp.txt | 18 RAVE SP consists of the following sub-devices:
|
| /Documentation/devicetree/bindings/powerpc/fsl/ |
| D | srio-rmu.txt | 60 value of the interrupts property consists of one interrupt
90 value of the interrupts property consists of one interrupt
120 value of the interrupts property consists of one interrupt
|
| /Documentation/admin-guide/media/ |
| D | intro.rst | 7 The media subsystem consists on Linux support for several different types
|
| /Documentation/admin-guide/device-mapper/ |
| D | switch.rst | 20 consists of a number of distinct storage arrays ("members") each having
54 The lower tier consists of a single dm multipath device for each member.
61 The upper tier consists of a single dm-switch device. This device uses
|
| /Documentation/leds/ |
| D | leds-qcom-lpg.rst | 10 The Qualcomm LPG can be found in a variety of Qualcomm PMICs and consists of a
23 deeper idle states the LPG provides pattern support. This consists of a shared
|
| /Documentation/userspace-api/media/v4l/ |
| D | pixfmt-v4l2-mplane.rst | 28 set by the driver. When the image consists of variable length
87 format consists of. The number of valid entries in this array has
|
| D | common.rst | 8 Programming a V4L2 device consists of these steps:
|
| /Documentation/devicetree/bindings/iio/adc/ |
| D | ti,twl4030-madc.yaml | 13 The MADC subsystem in the TWL4030 consists of a 10-bit ADC
|
| /Documentation/i2c/ |
| D | slave-testunit-backend.rst | 24 an 8-bit version number of the testunit. When writing, the device consists of 4
83 data consists of the length first, and then of an array of bytes from length-1
|
| /Documentation/devicetree/bindings/mailbox/ |
| D | st,sti-mailbox.yaml | 10 Each ST Mailbox IP currently consists of 4 instances of 32 channels.
|
| /Documentation/devicetree/bindings/pinctrl/ |
| D | fsl,imx6sx-pinctrl.txt | 8 - fsl,pins: each entry consists of 6 integers and represents the mux and config
|
| D | fsl,imx6ul-pinctrl.txt | 9 - fsl,pins: each entry consists of 6 integers and represents the mux and config
|
| D | fsl,imx6sll-pinctrl.txt | 8 - fsl,pins: each entry consists of 6 integers and represents the mux and config
|
| D | fsl,imx7ulp-pinctrl.txt | 15 - fsl,pins: Each entry consists of 5 integers which represents the mux
|
| /Documentation/devicetree/bindings/dma/ |
| D | socionext,uniphier-xdmac.yaml | 33 DMA request from clients consists of 2 cells:
|
| /Documentation/devicetree/bindings/gpio/ |
| D | airoha,en7523-gpio.yaml | 13 Airoha's GPIO controller on their ARM EN7523 SoCs consists of two banks of 32
|
12345678910>>...12