Home
last modified time | relevance | path

Searched full:intermediate (Results 1 – 25 of 75) sorted by relevance

123

/Documentation/devicetree/bindings/cpufreq/
Dcpufreq-mediatek.txt8 "intermediate" - A parent of "cpu" clock which is used as "intermediate" clock
72 clock-names = "cpu", "intermediate";
194 clock-names = "cpu", "intermediate";
206 clock-names = "cpu", "intermediate";
218 clock-names = "cpu", "intermediate";
230 clock-names = "cpu", "intermediate";
/Documentation/userspace-api/media/dvb/
Ddvb-frontend-parameters.rst34 /* intermediate frequency in kHz for QPSK */
45 intermediate frequency, i.e. the offset which is effectively added to
46 the local oscillator frequency (LOF) of the LNB. The intermediate
Dfe-set-voltage.rst39 LNBf type, the polarization or the intermediate frequency (IF) of the
Dfrontend.rst44 the Intermediate Frequency IF) of the Low Noise Block Converter Feed
/Documentation/power/powercap/
Ddtpm.rst115 hierarchically. There is one root node, all intermediate nodes are
116 grouping the child nodes which can be intermediate nodes also or real
119 The intermediate nodes aggregate the power information and allows to
130 intermediate node, then the power consumption will be the sum of all
197 Alternatively, if the node to be inserted is an intermediate one, then
/Documentation/devicetree/bindings/interconnect/
Dmediatek,cci.yaml29 A parent of "bus" clock which is used as an intermediate clock source
36 - const: intermediate
70 clock-names = "cci", "intermediate";
/Documentation/gpu/
Dtodo.rst17 Intermediate: Tasks which need some experience with working in the DRM
42 Level: Intermediate
151 Level: Intermediate
221 Level: Intermediate
234 Level: Intermediate
269 Level: Intermediate
292 Level: Intermediate
338 Level: Intermediate
354 Level: Intermediate
368 Level: Intermediate
[all …]
/Documentation/userspace-api/media/v4l/
Dext-ctrls-rf-tuner.rst14 converts that received signal to lower intermediate frequency (IF) or
83 intermediate frequency output or baseband output. Used when
Ddev-event.rst45 is lost, but only an intermediate step leading up to that
Dpixfmt-reserved.rst239 It remains an opaque intermediate format and the MDP hardware must be
247 It is an opaque intermediate format. The used compression is lossless
257 It is an opaque intermediate format. The used compression is lossless
/Documentation/driver-api/media/
Ddtv-core.rst17 Intermediate Frequency (IF) signal;
/Documentation/devicetree/bindings/pinctrl/
Dpinctrl.yaml24 whether there is any interaction between the child and intermediate parent
/Documentation/staging/
Dcrc32.rst123 This produces a 40-bit (rather than a 33-bit) intermediate remainder,
145 producing a 48-bit intermediate remainder. Rather than doing a single
159 leaves the low-order bits of the intermediate remainder zero, the
/Documentation/devicetree/bindings/arm/
Darm,coresight-etb10.yaml20 through the intermediate links connecting the source to the currently selected
Darm,coresight-dummy-source.yaml14 through the intermediate links connecting the source to the currently selected
Darm,coresight-tpiu.yaml20 through the intermediate links connecting the source to the currently selected
Darm,coresight-static-funnel.yaml20 through the intermediate links connecting the source to the currently selected
Darm,coresight-dummy-sink.yaml14 through the intermediate links connecting the source to the currently selected
Darm,coresight-stm.yaml20 through the intermediate links connecting the source to the currently selected
Darm,coresight-static-replicator.yaml20 through the intermediate links connecting the source to the currently selected
Darm,coresight-catu.yaml20 through the intermediate links connecting the source to the currently selected
Darm,coresight-dynamic-replicator.yaml20 through the intermediate links connecting the source to the currently selected
Darm,coresight-dynamic-funnel.yaml20 through the intermediate links connecting the source to the currently selected
/Documentation/devicetree/bindings/display/
Ddsi-controller.yaml23 without any intermediate port graph to the panel. Each DSI master
/Documentation/devicetree/bindings/iio/frequency/
Dadi,adrf6780.yaml55 Intermediate Frequency Mode Enable. Either IF Mode or I/Q Mode

123