Home
last modified time | relevance | path

Searched refs:R1 (Results 1 – 25 of 52) sorted by relevance

123

/arch/x86/crypto/
Dtwofish-x86_64-asm_64.S34 #define R1 %rbx macro
206 pushq R1
215 movq (R3), R1
217 input_whitening(R1,%r11,a_offset)
221 shr $32, R1
226 encrypt_round(R0,R1,R2,R3,0);
227 encrypt_round(R2,R3,R0,R1,8);
228 encrypt_round(R0,R1,R2,R3,2*8);
229 encrypt_round(R2,R3,R0,R1,3*8);
230 encrypt_round(R0,R1,R2,R3,4*8);
[all …]
Dtwofish-i586-asm_32.S231 encrypt_round(R0,R1,R2,R3,0);
232 encrypt_round(R2,R3,R0,R1,8);
233 encrypt_round(R0,R1,R2,R3,2*8);
234 encrypt_round(R2,R3,R0,R1,3*8);
235 encrypt_round(R0,R1,R2,R3,4*8);
236 encrypt_round(R2,R3,R0,R1,5*8);
237 encrypt_round(R0,R1,R2,R3,6*8);
238 encrypt_round(R2,R3,R0,R1,7*8);
239 encrypt_round(R0,R1,R2,R3,8*8);
240 encrypt_round(R2,R3,R0,R1,9*8);
[all …]
Dpoly1305-x86_64-cryptogams.pl2207 my ($R0,$R1,$R2,$R3,$R4, $S1,$S2,$S3,$S4) = map("%zmm$_",(16..24));
2250 vmovdqu `16*1-64`($ctx),%x#$D1 # will become ... ${R1}
2261 vpermd $D1,$T2,$R1
2267 vmovdqu64 $R1,0x00(%rsp,%rax){%k2}
2268 vpsrlq \$32,$R1,$T1
2291 vpmuludq $T0,$R1,$D1 # d1 = r0'*r1
2299 vpmuludq $T1,$R1,$M2
2311 vpmuludq $T2,$R1,$M3
2323 vpmuludq $T3,$R1,$M4
2400 vpermd $R1,$M0,$R1
[all …]
Dsm3-avx-asm_64.S215 #define R1(a, b, c, d, e, f, g, h, round, widx, wtype) \ macro
373 R1(a, b, c, d, e, f, g, h, 0, 0, IW); LOAD_W_XMM_2();
374 R1(d, a, b, c, h, e, f, g, 1, 1, IW);
375 R1(c, d, a, b, g, h, e, f, 2, 2, IW);
376 R1(b, c, d, a, f, g, h, e, 3, 3, IW); LOAD_W_XMM_3();
379 R1(a, b, c, d, e, f, g, h, 4, 0, IW);
380 R1(d, a, b, c, h, e, f, g, 5, 1, IW);
381 R1(c, d, a, b, g, h, e, f, 6, 2, IW); SCHED_W_0(12, W0, W1, W2, W3, W4, W5);
382 R1(b, c, d, a, f, g, h, e, 7, 3, IW); SCHED_W_1(12, W0, W1, W2, W3, W4, W5);
385 R1(a, b, c, d, e, f, g, h, 8, 0, IW); SCHED_W_2(12, W0, W1, W2, W3, W4, W5);
[all …]
/arch/arm/crypto/
Dpoly1305-armv4.pl495 my ($R0,$R1,$S1,$R2,$S2,$R3,$S3,$R4,$S4) = map("d$_",(0..9));
532 vdup.32 $R1,r3
555 vmull.u32 $D1,$R1,${R0}[1]
561 vmlal.u32 $D1,$R0,${R1}[1]
562 vmlal.u32 $D2,$R1,${R1}[1]
563 vmlal.u32 $D3,$R2,${R1}[1]
564 vmlal.u32 $D4,$R3,${R1}[1]
568 vmlal.u32 $D3,$R1,${R2}[1]
576 vmlal.u32 $D4,$R1,${R3}[1]
579 vmlal.u32 $D0,$R1,${S4}[1]
[all …]
/arch/arm64/crypto/
Dpoly1305-armv8.pl262 my ($R0,$R1,$S1,$R2,$S2,$R3,$S3,$R4,$S4) = map("v$_.4s",(0..8));
513 ld1 {$R0,$R1,$S1,$R2},[x15],#64
575 umull $ACC1,$IN23_0,${R1}[2]
589 umlal $ACC2,$IN23_1,${R1}[2]
598 umlal $ACC3,$IN23_2,${R1}[2]
607 umlal $ACC4,$IN23_3,${R1}[2]
636 umlal $ACC3,$IN01_2,${R1}[0]
658 umlal $ACC1,$IN01_0,${R1}[0]
669 umlal $ACC2,$IN01_1,${R1}[0]
680 umlal $ACC4,$IN01_3,${R1}[0]
[all …]
Dsm3-neon-core.S155 #define R1(a, b, c, d, e, f, g, h, k, K_LOAD, round, widx, wtype, IOP, iop_param) \ macro
401 R1(ra, rb, rc, rd, re, rf, rg, rh, k_even, KL, 0, 0, IW, _, 0)
402 R1(rd, ra, rb, rc, rh, re, rf, rg, k_odd, _, 1, 1, IW, _, 0)
403 R1(rc, rd, ra, rb, rg, rh, re, rf, k_even, KL, 2, 2, IW, _, 0)
404 R1(rb, rc, rd, ra, rf, rg, rh, re, k_odd, _, 3, 3, IW, _, 0)
407 R1(ra, rb, rc, rd, re, rf, rg, rh, k_even, KL, 4, 0, IW, _, 0)
408 R1(rd, ra, rb, rc, rh, re, rf, rg, k_odd, _, 5, 1, IW, _, 0)
409 R1(rc, rd, ra, rb, rg, rh, re, rf, k_even, KL, 6, 2, IW, SCHED_W_W0W1W2W3W4W5_1, 12)
410 R1(rb, rc, rd, ra, rf, rg, rh, re, k_odd, _, 7, 3, IW, SCHED_W_W0W1W2W3W4W5_2, 12)
413 R1(ra, rb, rc, rd, re, rf, rg, rh, k_even, KL, 8, 0, IW, SCHED_W_W0W1W2W3W4W5_3, 12)
[all …]
/arch/hexagon/kernel/
Dvm_entry.S207 memd(R29 + #(_PT_R0100 + -_PT_REGS_SIZE)) = R1:0; \
214 memd(R29 + #_PT_ER_VMEL) = R1:0; \
216 R1.L = #LO(CHandler); \
220 R1.H = #HI(CHandler); \
230 memd(R29 + #(_PT_R0100 + -_PT_REGS_SIZE)) = R1:0; \
239 R1:0 = G1:0; \
241 memd(R29 + #_PT_ER_VMEL) = R1:0; \
242 R1 = # ## #(CHandler); \
302 R1 = memw(THREADINFO_REG + #_THREAD_INFO_FLAGS); define
321 R1:0 = memd(R29 + #_PT_ER_VMEL);
[all …]
Dvm_switch.S58 R29 = memw(R1 + #(_TASK_STRUCT_THREAD + _THREAD_STRUCT_SWITCH_SP));
75 THREADINFO_REG = memw(R1 + #_TASK_THREAD_INFO);
Dhead.S95 R1.H = #HI(PAGE_OFFSET >> (22 - 2))
96 R1.L = #LO(PAGE_OFFSET >> (22 - 2))
153 memw(R1 ++ #4) = R0
/arch/sparc/net/
Dbpf_jit_comp_32.c261 #define emit_cmp(R1, R2) \ argument
262 *prog++ = (SUBCC | RS1(R1) | RS2(R2) | RD(G0))
264 #define emit_cmpi(R1, IMM) \ argument
265 *prog++ = (SUBCC | IMMED | RS1(R1) | S13(IMM) | RD(G0));
267 #define emit_btst(R1, R2) \ argument
268 *prog++ = (ANDCC | RS1(R1) | RS2(R2) | RD(G0))
270 #define emit_btsti(R1, IMM) \ argument
271 *prog++ = (ANDCC | IMMED | RS1(R1) | S13(IMM) | RD(G0));
273 #define emit_sub(R1, R2, R3) \ argument
274 *prog++ = (SUB | RS1(R1) | RS2(R2) | RD(R3))
[all …]
/arch/powerpc/lib/
Dldstfp.S168 STXVD2X(0,R1,R8)
175 LXVD2X(0,R1,R8)
193 STXVD2X(0,R1,R8)
199 LXVD2X(0,R1,R8)
/arch/arm/boot/dts/nxp/imx/
Dimx6qdl-gw552x.dtsi284 /* VDD_SOC (1+R1/R2 = 1.635) */
295 /* VDD_1P8 (1+R1/R2 = 2.505): ENET-PHY */
306 /* VDD_ARM (1+R1/R2 = 1.635) */
317 /* VDD_DDR (1+R1/R2 = 2.105) */
328 /* VDD_2P5 (1+R1/R2 = 3.435): PCIe/ENET-PHY */
338 /* VDD_HIGH (1+R1/R2 = 4.17) */
Dimx6qdl-gw51xx.dtsi294 /* VDD_SOC (1+R1/R2 = 1.635) */
305 /* VDD_1P8 (1+R1/R2 = 2.505): GPS/VideoIn/ENET-PHY */
316 /* VDD_ARM (1+R1/R2 = 1.635) */
327 /* VDD_DDR (1+R1/R2 = 2.105) */
338 /* VDD_2P5 (1+R1/R2 = 3.435): PCIe/ENET-PHY */
348 /* VDD_HIGH (1+R1/R2 = 4.17) */
Dimx6qdl-gw53xx.dtsi371 /* VDD_SOC (1+R1/R2 = 1.635) */
382 /* VDD_1P8 (1+R1/R2 = 2.505): GPS/VideoIn/ENET-PHY */
393 /* VDD_ARM (1+R1/R2 = 1.635) */
404 /* VDD_DDR (1+R1/R2 = 2.105) */
415 /* VDD_2P5 (1+R1/R2 = 3.435): PCIe/ENET-PHY */
433 /* VDD_HIGH (1+R1/R2 = 4.17) */
Dimx6qdl-gw52xx.dtsi374 /* VDD_SOC (1+R1/R2 = 1.635) */
385 /* VDD_1P8 (1+R1/R2 = 2.505): GPS/VideoIn/ENET-PHY */
396 /* VDD_ARM (1+R1/R2 = 1.635) */
407 /* VDD_DDR (1+R1/R2 = 2.105) */
418 /* VDD_2P5 (1+R1/R2 = 3.435): PCIe/ENET-PHY */
436 /* VDD_HIGH (1+R1/R2 = 4.17) */
Dimx6qdl-gw553x.dtsi341 /* VDD_SOC (1+R1/R2 = 1.635) */
352 /* VDD_DDR (1+R1/R2 = 2.105) */
363 /* VDD_ARM (1+R1/R2 = 1.635) */
374 /* VDD_3P3 (1+R1/R2 = 1.281) */
385 /* VDD_1P8a (1+R1/R2 = 2.505): Analog Video Decoder */
403 /* VDD_HIGH (1+R1/R2 = 4.17) */
Dimx6qdl-gw551x.dtsi353 /* VDD_SOC (1+R1/R2 = 1.635) */
364 /* VDD_DDR (1+R1/R2 = 2.105) */
375 /* VDD_ARM (1+R1/R2 = 1.635) */
386 /* VDD_3P3 (1+R1/R2 = 1.281) */
397 /* VDD_1P8a (1+R1/R2 = 2.505): HDMI In core */
415 /* VDD_HIGH (1+R1/R2 = 4.17) */
Dimx6qdl-gw5904.dtsi409 /* VDD_SOC (1+R1/R2 = 1.635) */
420 /* VDD_1P8 (1+R1/R2 = 2.505): GbE switch */
431 /* VDD_ARM (1+R1/R2 = 1.635) */
442 /* VDD_DDR (1+R1/R2 = 2.105) */
453 /* VDD_2P5 (1+R1/R2 = 3.435): PCIe/ENET-PHY */
463 /* VDD_HIGH (1+R1/R2 = 4.17) */
/arch/parisc/kernel/
Dunaligned.c95 #define R1(i) (((i)>>21)&0x1f) macro
374 unsigned long newbase = R1(regs->iir)?regs->gr[R1(regs->iir)]:0; in handle_unaligned()
581 if (ret == 0 && modify && R1(regs->iir)) in handle_unaligned()
582 regs->gr[R1(regs->iir)] = newbase; in handle_unaligned()
/arch/s390/crypto/
Dcrc32le-vx.S64 .quad 0x1c6e41596, 0x154442bd4 # R2, R1
73 .quad 0x09e4addf8, 0x740eef02 # R2, R1
/arch/arm/boot/dts/allwinner/
Dsun7i-a20-linutronix-testbox-v2.dts11 model = "Lamobo R1";
/arch/mips/include/asm/
Dmipsregs.h1311 #define _ASM_MACRO_1R1I(OP, R1, I2, ENC) \ argument
1312 ".macro " #OP " " #R1 ", " #I2 "\n\t" \
1314 "parse_r __" #R1 ", \\" #R1 "\n\t" \
1320 #define _ASM_MACRO_2R(OP, R1, R2, ENC) \ argument
1321 ".macro " #OP " " #R1 ", " #R2 "\n\t" \
1323 "parse_r __" #R1 ", \\" #R1 "\n\t" \
1330 #define _ASM_MACRO_3R(OP, R1, R2, R3, ENC) \ argument
1331 ".macro " #OP " " #R1 ", " #R2 ", " #R3 "\n\t" \
1333 "parse_r __" #R1 ", \\" #R1 "\n\t" \
1341 #define _ASM_MACRO_2R_1S(OP, R1, R2, SEL3, ENC) \ argument
[all …]
/arch/arm64/boot/dts/rockchip/
Drk3328-orangepi-r1-plus-lts.dts13 model = "Xunlong Orange Pi R1 Plus LTS";
/arch/mips/bcm47xx/
DKconfig21 This will generate an image with support for SSB and MIPS32 R1 instruction set.

123