Home
last modified time | relevance | path

Searched refs:dar (Results 1 – 25 of 46) sorted by relevance

12

/arch/powerpc/kernel/
Dhw_breakpoint_constraints.c9 static bool dar_in_user_range(unsigned long dar, struct arch_hw_breakpoint *info) in dar_in_user_range() argument
11 return ((info->address <= dar) && (dar - info->address < info->len)); in dar_in_user_range()
21 static bool dar_in_hw_range(unsigned long dar, struct arch_hw_breakpoint *info) in dar_in_hw_range() argument
28 return ((hw_start_addr <= dar) && (hw_end_addr > dar)); in dar_in_hw_range()
87 bool in_user_range = dar_in_user_range(regs->dar, info); in wp_check_constraints()
102 !dar_in_hw_range(regs->dar, info)) in wp_check_constraints()
112 !dar_in_hw_range(regs->dar, info)) in wp_check_constraints()
/arch/sh/drivers/dma/
Ddma-g2.c102 if (chan->dar & 31) { in g2_xfer_dma()
103 printk("g2dma: unaligned dest 0x%lx\n", chan->dar); in g2_xfer_dma()
112 chan->dar += 0xa0800000; in g2_xfer_dma()
121 g2_dma->channel[chan_nr].g2_addr = chan->dar & 0x1fffffe0; in g2_xfer_dma()
Ddma-pvr2.c55 if (chan->sar || !chan->dar) in pvr2_xfer_dma()
60 __raw_writel(chan->dar, PVR2_DMA_ADDR); in pvr2_xfer_dma()
Ddma-sh.c232 if (chan->dar || (mach_is_dreamcast() && in sh_dmac_xfer_dma()
234 __raw_writel(chan->dar, (dma_base_addr(chan->chan) + DAR)); in sh_dmac_xfer_dma()
/arch/powerpc/mm/
Dfault.c574 err = ___do_page_fault(regs, regs->dar, regs->dsisr); in __do_page_fault()
605 if (regs->dar < PAGE_SIZE) in __bad_page_fault()
614 is_write ? "write" : "read", regs->dar); in __bad_page_fault()
617 pr_alert("BUG: %s at 0x%08lx\n", msg, regs->dar); in __bad_page_fault()
626 regs->dar); in __bad_page_fault()
630 regs->dar); in __bad_page_fault()
673 _exception(SIGSEGV, regs, SEGV_BNDERR, regs->dar); in DEFINE_INTERRUPT_HANDLER()
/arch/powerpc/include/asm/
Dpnv-ocxl.h68 void pnv_ocxl_unmap_xsl_regs(void __iomem *dsisr, void __iomem *dar,
71 void __iomem **dar, void __iomem **tfc,
Dsyscalls_32.h26 unsigned int dar; /* Fault registers */ member
Demulated_ops.h80 1, regs, regs->dar); \
Dptrace.h48 unsigned long dar; member
/arch/powerpc/kvm/
Dtrace_booke.h46 __field( unsigned long, dar )
53 __entry->dar = kvmppc_get_fault_dar(vcpu);
67 __entry->dar,
Dtrace_pr.h225 __field( unsigned long, dar )
233 __entry->dar = kvmppc_get_fault_dar(vcpu);
249 __entry->dar,
Dbook3s_emulate.c1047 ulong dar = 0; in kvmppc_alignment_dar()
1057 dar = kvmppc_get_gpr(vcpu, ra); in kvmppc_alignment_dar()
1058 dar += (s32)((s16)inst); in kvmppc_alignment_dar()
1062 dar = kvmppc_get_gpr(vcpu, ra); in kvmppc_alignment_dar()
1063 dar += kvmppc_get_gpr(vcpu, rb); in kvmppc_alignment_dar()
1070 return dar; in kvmppc_alignment_dar()
Dbooke_emulate.c127 vcpu->arch.shared->dar = spr_val; in kvmppc_booke_emulate_mtspr()
388 *spr_val = vcpu->arch.shared->dar; in kvmppc_booke_emulate_mfspr()
De500mc.c144 mtspr(SPRN_GDEAR, vcpu->arch.shared->dar); in kvmppc_core_vcpu_load_e500mc()
168 vcpu->arch.shared->dar = mfspr(SPRN_GDEAR); in kvmppc_core_vcpu_put_e500mc()
Dbook3s_pr.c1209 ulong dar = kvmppc_get_fault_dar(vcpu); in kvmppc_handle_exit_pr() local
1221 sr = svcpu->sr[dar >> SID_SHIFT]; in kvmppc_handle_exit_pr()
1224 kvmppc_mmu_map_segment(vcpu, dar); in kvmppc_handle_exit_pr()
1238 r = kvmppc_handle_pagefault(vcpu, dar, exit_nr); in kvmppc_handle_exit_pr()
1241 kvmppc_core_queue_data_storage(vcpu, 0, dar, fault_dsisr); in kvmppc_handle_exit_pr()
1392 u64 dar; in kvmppc_handle_exit_pr() local
1395 dar = kvmppc_alignment_dar(vcpu, ppc_inst_val(last_inst)); in kvmppc_handle_exit_pr()
1398 kvmppc_set_dar(vcpu, dar); in kvmppc_handle_exit_pr()
/arch/powerpc/platforms/8xx/
Dmachine_check.c20 pr_cont("Data access error at address %lx\n", regs->dar); in machine_check_8xx()
/arch/powerpc/kernel/ptrace/
Dptrace.c372 BUILD_BUG_ON(offsetof(struct pt_regs, dar) != in pt_regs_check()
373 offsetof(struct user_pt_regs, dar)); in pt_regs_check()
375 offsetof(struct user_pt_regs, dar)); in pt_regs_check()
435 CHECK_REG(PT_DAR, dar); in pt_regs_check()
/arch/powerpc/perf/
Dperf_regs.c68 PT_REGS_OFFSET(PERF_REG_POWERPC_DAR, dar),
70 PT_REGS_OFFSET(PERF_REG_POWERPC_SIER, dar),
/arch/powerpc/include/uapi/asm/
Dkvm_para.h47 __u64 dar; /* dear on BookE */ member
Dptrace.h55 unsigned long dar; /* Fault registers */ member
/arch/powerpc/platforms/powernv/
Docxl.c386 void pnv_ocxl_unmap_xsl_regs(void __iomem *dsisr, void __iomem *dar, in pnv_ocxl_unmap_xsl_regs() argument
390 iounmap(dar); in pnv_ocxl_unmap_xsl_regs()
397 void __iomem **dar, void __iomem **tfc, in pnv_ocxl_map_xsl_regs() argument
426 *dar = regs[1]; in pnv_ocxl_map_xsl_regs()
Dopal-fadump.h107 regs->dar = reg_val; in opal_fadump_set_regval_regnum()
/arch/powerpc/platforms/cell/
Dspu_base.c306 unsigned long stat, mask, dar, dsisr; in spu_irq_class_1() local
314 dar = spu_mfc_dar_get(spu); in spu_irq_class_1()
321 dar, dsisr); in spu_irq_class_1()
324 __spu_trap_data_seg(spu, dar); in spu_irq_class_1()
327 __spu_trap_data_map(spu, dar, dsisr); in spu_irq_class_1()
/arch/sh/include/asm/
Ddma.h72 unsigned long dar; member
/arch/powerpc/lib/
Dsstep.c114 regs->dar = TASK_SIZE_MAX - 1; in address_ok()
116 regs->dar = ea; in address_ok()
325 regs->dar = ea; in __read_mem_aligned()
342 regs->dar = ea; in read_mem_aligned()
382 regs->dar = ea; in __copy_mem_in()
398 regs->dar = ea; in copy_mem_in()
461 regs->dar = ea; in __write_mem_aligned()
478 regs->dar = ea; in write_mem_aligned()
518 regs->dar = ea; in __copy_mem_out()
534 regs->dar = ea; in copy_mem_out()
[all …]

12