Home
last modified time | relevance | path

Searched refs:phy (Results 1 – 25 of 1790) sorted by relevance

12345678910>>...72

/arch/arm64/boot/dts/microchip/
Dsparx5_pcb135_board.dtsi212 phy0: ethernet-phy@0 {
215 phy1: ethernet-phy@1 {
218 phy2: ethernet-phy@2 {
221 phy3: ethernet-phy@3 {
224 phy4: ethernet-phy@4 {
227 phy5: ethernet-phy@5 {
230 phy6: ethernet-phy@6 {
233 phy7: ethernet-phy@7 {
236 phy8: ethernet-phy@8 {
239 phy9: ethernet-phy@9 {
[all …]
/arch/arm64/boot/dts/freescale/
Dfsl-ls2088a-rdb.dts27 phy-handle = <&mdio1_phy1>;
28 phy-connection-type = "10gbase-r";
32 phy-handle = <&mdio1_phy2>;
33 phy-connection-type = "10gbase-r";
37 phy-handle = <&mdio1_phy3>;
38 phy-connection-type = "10gbase-r";
42 phy-handle = <&mdio1_phy4>;
43 phy-connection-type = "10gbase-r";
47 phy-handle = <&mdio2_phy1>;
48 phy-connection-type = "10gbase-r";
[all …]
Dfsl-lx2160a-bluebox3.dts57 phy-handle = <&aqr113c_phy1>;
58 phy-mode = "usxgmii";
63 phy-handle = <&aqr113c_phy2>;
64 phy-mode = "usxgmii";
69 phy-handle = <&aqr113c_phy3>;
70 phy-mode = "usxgmii";
75 phy-handle = <&aqr113c_phy4>;
76 phy-mode = "usxgmii";
81 phy-mode = "rgmii";
91 phy-mode = "rgmii";
[all …]
Dfsl-ls2080a-rdb.dts29 phy-handle = <&mdio2_phy1>;
30 phy-connection-type = "10gbase-r";
34 phy-handle = <&mdio2_phy2>;
35 phy-connection-type = "10gbase-r";
39 phy-handle = <&mdio2_phy3>;
40 phy-connection-type = "10gbase-r";
44 phy-handle = <&mdio2_phy4>;
45 phy-connection-type = "10gbase-r";
52 mdio1_phy1: emdio1-phy@10 {
56 mdio1_phy2: emdio1-phy@11 {
[all …]
Dfsl-ls1028a-qds-13bb.dtso19 slot1_sgmii: ethernet-phy@2 {
22 compatible = "ethernet-phy-ieee802.3-c45";
27 phy-handle = <&slot1_sgmii>;
28 phy-mode = "usxgmii";
38 slot2_qxgmii0: ethernet-phy@0 {
40 compatible = "ethernet-phy-ieee802.3-c45";
43 slot2_qxgmii1: ethernet-phy@1 {
45 compatible = "ethernet-phy-ieee802.3-c45";
48 slot2_qxgmii2: ethernet-phy@2 {
50 compatible = "ethernet-phy-ieee802.3-c45";
[all …]
Dfsl-ls1028a-qds-7777.dtso20 slot1_sxgmii0: ethernet-phy@0 {
22 compatible = "ethernet-phy-ieee802.3-c45";
25 slot1_sxgmii1: ethernet-phy@1 {
27 compatible = "ethernet-phy-ieee802.3-c45";
30 slot1_sxgmii2: ethernet-phy@2 {
32 compatible = "ethernet-phy-ieee802.3-c45";
35 slot1_sxgmii3: ethernet-phy@3 {
37 compatible = "ethernet-phy-ieee802.3-c45";
44 phy-handle = <&slot1_sxgmii0>;
45 phy-mode = "2500base-x";
[all …]
Dfsl-ls1028a-qds-65bb.dtso18 slot1_sgmii: ethernet-phy@2 {
21 compatible = "ethernet-phy-ieee802.3-c45";
26 phy-handle = <&slot1_sgmii>;
27 phy-mode = "2500base-x";
36 slot2_qsgmii0: ethernet-phy@8 {
40 slot2_qsgmii1: ethernet-phy@9 {
44 slot2_qsgmii2: ethernet-phy@a {
48 slot2_qsgmii3: ethernet-phy@b {
56 phy-handle = <&slot2_qsgmii0>;
57 phy-mode = "qsgmii";
[all …]
Dfsl-ls1028a-qds-85bb.dtso18 slot1_sgmii: ethernet-phy@1c {
25 phy-handle = <&slot1_sgmii>;
26 phy-mode = "sgmii";
36 slot2_qsgmii0: ethernet-phy@8 {
40 slot2_qsgmii1: ethernet-phy@9 {
44 slot2_qsgmii2: ethernet-phy@a {
48 slot2_qsgmii3: ethernet-phy@b {
56 phy-handle = <&slot2_qsgmii0>;
57 phy-mode = "qsgmii";
63 phy-handle = <&slot2_qsgmii1>;
[all …]
Dfsl-ls1088a-rdb.dts21 phy-handle = <&mdio2_aquantia_phy>;
22 phy-connection-type = "10gbase-r";
27 phy-handle = <&mdio1_phy5>;
28 phy-connection-type = "qsgmii";
34 phy-handle = <&mdio1_phy6>;
35 phy-connection-type = "qsgmii";
41 phy-handle = <&mdio1_phy7>;
42 phy-connection-type = "qsgmii";
48 phy-handle = <&mdio1_phy8>;
49 phy-connection-type = "qsgmii";
[all …]
Dfsl-ls1028a-qds-9999.dtso19 slot1_sgmii0: ethernet-phy@1c {
23 slot1_sgmii1: ethernet-phy@1d {
27 slot1_sgmii2: ethernet-phy@1e {
31 slot1_sgmii3: ethernet-phy@1f {
39 phy-handle = <&slot1_sgmii0>;
40 phy-mode = "sgmii";
46 phy-handle = <&slot1_sgmii1>;
47 phy-mode = "sgmii";
53 phy-handle = <&slot1_sgmii2>;
54 phy-mode = "sgmii";
[all …]
Dfsl-ls1028a-qds-899b.dtso19 slot1_sgmii0: ethernet-phy@1c {
23 slot1_sgmii1: ethernet-phy@1d {
27 slot1_sgmii2: ethernet-phy@1e {
31 slot1_sgmii3: ethernet-phy@1f {
37 phy-handle = <&slot1_sgmii0>;
38 phy-mode = "sgmii";
46 phy-handle = <&slot1_sgmii1>;
47 phy-mode = "sgmii";
53 phy-handle = <&slot1_sgmii2>;
54 phy-mode = "sgmii";
/arch/mips/boot/dts/mscc/
Docelot_pcb120.dts8 #include <dt-bindings/phy/phy-ocelot-serdes.h>
25 phy_int_pins: phy-int-pins {
30 phy_load_save_pins: phy-load-save-pins {
45 phy7: ethernet-phy@0 {
51 phy6: ethernet-phy@1 {
57 phy5: ethernet-phy@2 {
63 phy4: ethernet-phy@3 {
73 phy-handle = <&phy0>;
74 phy-mode = "internal";
79 phy-handle = <&phy1>;
[all …]
/arch/powerpc/boot/dts/fsl/
Dt2081qds.dts58 phy-handle = <&phy_sgmii_s7_1c>;
59 phy-connection-type = "sgmii";
63 phy-handle = <&phy_sgmii_s7_1d>;
64 phy-connection-type = "sgmii";
68 phy-handle = <&rgmii_phy1>;
69 phy-connection-type = "rgmii";
73 phy-handle = <&rgmii_phy2>;
74 phy-connection-type = "rgmii";
78 phy-handle = <&phy_sgmii_s3_1c>;
79 phy-connection-type = "sgmii";
[all …]
Dt4240qds.dts151 phyrgmii1: ethernet-phy@1 {
155 phyrgmii2: ethernet-phy@2 {
166 phy1: ethernet-phy@0 {
170 phy2: ethernet-phy@1 {
174 phy3: ethernet-phy@2 {
178 phy4: ethernet-phy@3 {
182 sgmiiphy11: ethernet-phy@1c {
186 sgmiiphy12: ethernet-phy@1d {
190 sgmiiphy13: ethernet-phy@1e {
194 sgmiiphy14: ethernet-phy@1f {
[all …]
Dt2080qds.dts66 phy-handle = <&phy_sgmii_s3_1e>;
67 phy-connection-type = "xgmii";
71 phy-handle = <&phy_sgmii_s3_1f>;
72 phy-connection-type = "xgmii";
76 phy-handle = <&rgmii_phy1>;
77 phy-connection-type = "rgmii";
81 phy-handle = <&rgmii_phy2>;
82 phy-connection-type = "rgmii";
86 phy-handle = <&phy_sgmii_s2_1e>;
87 phy-connection-type = "sgmii";
[all …]
Dt1040rdb.dts50 phy-connection-type = "sgmii";
55 phy-connection-type = "sgmii";
59 phy-handle = <&phy_sgmii_2>;
60 phy-connection-type = "sgmii";
64 phy_sgmii_2: ethernet-phy@3 {
69 phy_qsgmii_0: ethernet-phy@4 {
73 phy_qsgmii_1: ethernet-phy@5 {
77 phy_qsgmii_2: ethernet-phy@6 {
81 phy_qsgmii_3: ethernet-phy@7 {
86 phy_qsgmii_4: ethernet-phy@8 {
[all …]
Dt4240rdb.dts156 phy-handle = <&sgmiiphy21>;
157 phy-connection-type = "sgmii";
161 phy-handle = <&sgmiiphy22>;
162 phy-connection-type = "sgmii";
166 phy-handle = <&sgmiiphy23>;
167 phy-connection-type = "sgmii";
171 phy-handle = <&sgmiiphy24>;
172 phy-connection-type = "sgmii";
184 phy-handle = <&xfiphy1>;
185 phy-connection-type = "xgmii";
[all …]
Dt2080rdb.dts60 phy-handle = <&xg_aq1202_phy3>;
61 phy-connection-type = "xgmii";
65 phy-handle = <&xg_aq1202_phy4>;
66 phy-connection-type = "xgmii";
70 phy-handle = <&rgmii_phy1>;
71 phy-connection-type = "rgmii";
75 phy-handle = <&rgmii_phy2>;
76 phy-connection-type = "rgmii";
80 phy-handle = <&xg_cs4315_phy2>;
81 phy-connection-type = "xgmii";
[all …]
/arch/arm/boot/dts/microchip/
Dlan966x-pcb8290.dts11 #include "dt-bindings/phy/phy-lan966x-serdes.h"
59 ext_phy0: ethernet-phy@7 {
66 ext_phy1: ethernet-phy@8 {
73 ext_phy2: ethernet-phy@9 {
80 ext_phy3: ethernet-phy@10 {
87 ext_phy4: ethernet-phy@15 {
94 ext_phy5: ethernet-phy@16 {
101 ext_phy6: ethernet-phy@17 {
108 ext_phy7: ethernet-phy@18 {
118 phy-handle = <&ext_phy2>;
[all …]
/arch/arm64/boot/dts/marvell/
Darmada-8040-db.dts52 cp0_usb3_0_phy: cp0-usb3-0-phy {
66 cp1_usb3_0_phy: cp1-usb3-0-phy {
107 phy-names = "cp0-pcie0-x1-phy";
114 phy-names = "cp0-pcie2-x1-phy";
148 phy-names = "cp0-sata0-0-phy";
152 phy-names = "cp0-sata0-1-phy";
162 usb-phy = <&cp0_usb3_0_phy>;
164 phy-names = "utmi";
172 phy-supply = <&cp0_reg_usb3_1_vbus>;
179 phy-names = "usb", "utmi";
[all …]
/arch/arm64/boot/dts/ti/
Dk3-j721e-evm-quad-port-eth-exp.dtso13 #include <dt-bindings/phy/phy.h>
14 #include <dt-bindings/phy/phy-cadence.h>
34 phy-handle = <&cpsw9g_phy0>;
35 phy-mode = "qsgmii";
42 phy-handle = <&cpsw9g_phy1>;
43 phy-mode = "qsgmii";
50 phy-handle = <&cpsw9g_phy2>;
51 phy-mode = "qsgmii";
58 phy-handle = <&cpsw9g_phy3>;
59 phy-mode = "qsgmii";
[all …]
/arch/arm/boot/dts/broadcom/
Dbcm958625-meraki-alamo.dtsi88 phy_port6: phy@0 {
92 phy_port7: phy@1 {
96 phy_port8: phy@2 {
100 phy_port9: phy@3 {
104 phy_port10: phy@4 {
119 phy-mode = "sgmii";
131 phy-handle = <&phy_port6>;
137 phy-handle = <&phy_port7>;
143 phy-handle = <&phy_port8>;
149 phy-handle = <&phy_port9>;
[all …]
/arch/arm64/boot/dts/renesas/
Dr8a779f0-spider-ethernet.dtsi52 phy-handle = <&u101>;
53 phy-mode = "sgmii";
60 u101: ethernet-phy@1 {
62 compatible = "ethernet-phy-ieee802.3-c45";
70 phy-handle = <&u201>;
71 phy-mode = "sgmii";
78 u201: ethernet-phy@2 {
80 compatible = "ethernet-phy-ieee802.3-c45";
88 phy-handle = <&u301>;
89 phy-mode = "sgmii";
[all …]
/arch/arm64/boot/dts/broadcom/stingray/
Dstingray-usb.dtsi17 usbphy0: usb-phy@0 {
18 compatible = "brcm,sr-usb-combo-phy";
20 #phy-cells = <1>;
29 phy-names = "phy0", "phy1";
39 phy-names = "phy0", "phy1";
44 usbphy1: usb-phy@10000 {
45 compatible = "brcm,sr-usb-combo-phy";
47 #phy-cells = <1>;
51 usbphy2: usb-phy@20000 {
52 compatible = "brcm,sr-usb-hs-phy";
[all …]
/arch/arm/boot/dts/marvell/
Dorion5x-netgear-wnr854t.dts123 phy-handle = <&lan3phy>;
129 phy-handle = <&lan4phy>;
135 phy-handle = <&wanphy>;
141 phy-mode = "rgmii-id";
151 phy-handle = <&lan1phy>;
157 phy-handle = <&lan2phy>;
165 lan3phy: ethernet-phy@0 {
167 compatible = "ethernet-phy-id0141.0cb0",
168 "ethernet-phy-ieee802.3-c22";
173 lan4phy: ethernet-phy@1 {
[all …]

12345678910>>...72