Home
last modified time | relevance | path

Searched refs:sz (Results 1 – 25 of 106) sorted by relevance

12345

/arch/arc/mm/
Dcache.c36 unsigned long sz, const int op, const int full_page);
38 void (*__dma_cache_wback_inv)(phys_addr_t start, unsigned long sz);
39 void (*__dma_cache_inv)(phys_addr_t start, unsigned long sz);
40 void (*__dma_cache_wback)(phys_addr_t start, unsigned long sz);
55 p_slc->sz_k = 128 << slc_cfg.sz; in read_decode_cache_bcr_arcv2()
119 p_ic->sz_k = 1 << (ibcr.sz - 1); in arc_cache_mumbojumbo()
145 p_dc->sz_k = 1 << (dbcr.sz - 1); in arc_cache_mumbojumbo()
190 unsigned long sz, const int op, const int full_page) in __cache_line_loop_v3() argument
210 sz += paddr & ~CACHE_LINE_MASK; in __cache_line_loop_v3()
214 num_lines = DIV_ROUND_UP(sz, L1_CACHE_BYTES); in __cache_line_loop_v3()
[all …]
/arch/mips/include/asm/
Dmips-cps.h23 #define CPS_ACCESSOR_R(unit, sz, name) \ argument
24 static inline uint##sz##_t read_##unit##_##name(void) \
28 switch (sz) { \
46 #define CPS_ACCESSOR_W(unit, sz, name) \ argument
47 static inline void write_##unit##_##name(uint##sz##_t val) \
49 switch (sz) { \
71 #define CPS_ACCESSOR_M(unit, sz, name) \ argument
72 static inline void change_##unit##_##name(uint##sz##_t mask, \
73 uint##sz##_t val) \
75 uint##sz##_t reg_val = read_##unit##_##name(); \
[all …]
Dmips-gic.h30 #define GIC_ACCESSOR_RO(sz, off, name) \ argument
31 CPS_ACCESSOR_RO(gic, sz, MIPS_GIC_SHARED_OFS + off, name)
34 #define GIC_ACCESSOR_RW(sz, off, name) \ argument
35 CPS_ACCESSOR_RW(gic, sz, MIPS_GIC_SHARED_OFS + off, name)
38 #define GIC_VX_ACCESSOR_RO(sz, off, name) \ argument
39 CPS_ACCESSOR_RO(gic, sz, MIPS_GIC_LOCAL_OFS + off, vl_##name) \
40 CPS_ACCESSOR_RO(gic, sz, MIPS_GIC_REDIR_OFS + off, vo_##name)
43 #define GIC_VX_ACCESSOR_RW(sz, off, name) \ argument
44 CPS_ACCESSOR_RW(gic, sz, MIPS_GIC_LOCAL_OFS + off, vl_##name) \
45 CPS_ACCESSOR_RW(gic, sz, MIPS_GIC_REDIR_OFS + off, vo_##name)
[all …]
Dmips-cpc.h64 #define CPC_ACCESSOR_RO(sz, off, name) \ argument
65 CPS_ACCESSOR_RO(cpc, sz, MIPS_CPC_GCB_OFS + off, name) \
66 CPS_ACCESSOR_RO(cpc, sz, MIPS_CPC_COCB_OFS + off, redir_##name)
68 #define CPC_ACCESSOR_RW(sz, off, name) \ argument
69 CPS_ACCESSOR_RW(cpc, sz, MIPS_CPC_GCB_OFS + off, name) \
70 CPS_ACCESSOR_RW(cpc, sz, MIPS_CPC_COCB_OFS + off, redir_##name)
72 #define CPC_CX_ACCESSOR_RO(sz, off, name) \ argument
73 CPS_ACCESSOR_RO(cpc, sz, MIPS_CPC_CLCB_OFS + off, cl_##name) \
74 CPS_ACCESSOR_RO(cpc, sz, MIPS_CPC_COCB_OFS + off, co_##name)
76 #define CPC_CX_ACCESSOR_RW(sz, off, name) \ argument
[all …]
Dmips-cm.h114 #define GCR_ACCESSOR_RO(sz, off, name) \ argument
115 CPS_ACCESSOR_RO(gcr, sz, MIPS_CM_GCB_OFS + off, name) \
116 CPS_ACCESSOR_RO(gcr, sz, MIPS_CM_COCB_OFS + off, redir_##name)
118 #define GCR_ACCESSOR_RW(sz, off, name) \ argument
119 CPS_ACCESSOR_RW(gcr, sz, MIPS_CM_GCB_OFS + off, name) \
120 CPS_ACCESSOR_RW(gcr, sz, MIPS_CM_COCB_OFS + off, redir_##name)
122 #define GCR_CX_ACCESSOR_RO(sz, off, name) \ argument
123 CPS_ACCESSOR_RO(gcr, sz, MIPS_CM_CLCB_OFS + off, cl_##name) \
124 CPS_ACCESSOR_RO(gcr, sz, MIPS_CM_COCB_OFS + off, co_##name)
126 #define GCR_CX_ACCESSOR_RW(sz, off, name) \ argument
[all …]
/arch/xtensa/kernel/
Djump_label.c29 size_t sz; member
33 static void local_patch_text(unsigned long addr, const void *data, size_t sz) in local_patch_text() argument
35 memcpy((void *)addr, data, sz); in local_patch_text()
36 local_flush_icache_range(addr, addr + sz); in local_patch_text()
44 local_patch_text(patch->addr, patch->data, patch->sz); in patch_text_stop_machine()
49 __invalidate_icache_range(patch->addr, patch->sz); in patch_text_stop_machine()
54 static void patch_text(unsigned long addr, const void *data, size_t sz) in patch_text() argument
60 .sz = sz, in patch_text()
69 local_patch_text(addr, data, sz); in patch_text()
Dpci-dma.c35 size_t sz = min_t(size_t, size, PAGE_SIZE - off); in do_cache_op() local
38 fn((unsigned long)vaddr + off, sz); in do_cache_op()
42 size -= sz; in do_cache_op()
/arch/arm/include/asm/
Dbitops.h202 #define find_first_zero_bit(p,sz) _find_first_zero_bit_le(p,sz) argument
203 #define find_next_zero_bit(p,sz,off) _find_next_zero_bit_le(p,sz,off) argument
204 #define find_first_bit(p,sz) _find_first_bit_le(p,sz) argument
205 #define find_next_bit(p,sz,off) _find_next_bit_le(p,sz,off) argument
211 #define find_first_zero_bit(p,sz) _find_first_zero_bit_be(p,sz) argument
212 #define find_next_zero_bit(p,sz,off) _find_next_zero_bit_be(p,sz,off) argument
213 #define find_first_bit(p,sz) _find_first_bit_be(p,sz) argument
214 #define find_next_bit(p,sz,off) _find_next_bit_be(p,sz,off) argument
/arch/arm/crypto/
Daes-cipher-core.S34 .macro __load, out, in, idx, sz, op
36 ldr\op \out, [ttab, \in, lsr #(8 * \idx) - \sz]
38 ldr\op \out, [ttab, \in, lsl #\sz]
42 .macro __hround, out0, out1, in0, in1, in2, in3, t3, t4, enc, sz, op, oldcpsr
45 __load \out0, \out0, 0, \sz, \op
46 __load t0, t0, 1, \sz, \op
55 __load \out1, \out1, 0, \sz, \op
57 __load t1, t1, 1, \sz, \op
58 __load t2, t2, 2, \sz, \op
70 __load \t3, \t3, 2, \sz, \op
[all …]
/arch/arm64/crypto/
Daes-cipher-core.S20 .macro __pair1, sz, op, reg0, reg1, in0, in1e, in1d, shift
49 .macro __pair0, sz, op, reg0, reg1, in0, in1e, in1d, shift
52 ldr\op \reg0, [tt, \reg0, uxtw #\sz]
53 ldr\op \reg1, [tt, \reg1, uxtw #\sz]
56 .macro __hround, out0, out1, in0, in1, in2, in3, t0, t1, enc, sz, op
59 __pair\enc \sz, \op, w12, w13, \in0, \in1, \in3, 0
60 __pair\enc \sz, \op, w14, w15, \in1, \in2, \in0, 8
61 __pair\enc \sz, \op, w16, w17, \in2, \in3, \in1, 16
62 __pair\enc \sz, \op, \t0, \t1, \in3, \in0, \in2, 24
74 .macro fround, out0, out1, out2, out3, in0, in1, in2, in3, sz=2, op argument
[all …]
/arch/arm/mach-orion5x/
Dts78xx-setup.c157 int sz; in ts78xx_ts_nand_write_buf() local
160 sz = min_t(int, 4 - off, len); in ts78xx_ts_nand_write_buf()
161 writesb(io_base, buf, sz); in ts78xx_ts_nand_write_buf()
162 buf += sz; in ts78xx_ts_nand_write_buf()
163 len -= sz; in ts78xx_ts_nand_write_buf()
166 sz = len >> 2; in ts78xx_ts_nand_write_buf()
167 if (sz) { in ts78xx_ts_nand_write_buf()
169 writesl(io_base, buf32, sz); in ts78xx_ts_nand_write_buf()
170 buf += sz << 2; in ts78xx_ts_nand_write_buf()
171 len -= sz << 2; in ts78xx_ts_nand_write_buf()
[all …]
/arch/arm64/include/asm/
Dpercpu.h55 #define PERCPU_RW_OPS(sz) \ argument
56 static inline unsigned long __percpu_read_##sz(void *ptr) \
58 return READ_ONCE(*(u##sz *)ptr); \
61 static inline void __percpu_write_##sz(void *ptr, unsigned long val) \
63 WRITE_ONCE(*(u##sz *)ptr, (u##sz)val); \
66 #define __PERCPU_OP_CASE(w, sfx, name, sz, op_llsc, op_lse) \ argument
68 __percpu_##name##_case_##sz(void *ptr, unsigned long val) \
71 u##sz tmp; \
83 [ptr] "+Q"(*(u##sz *)ptr) \
84 : [val] "r" ((u##sz)(val))); \
[all …]
Dcmpxchg.h21 #define __XCHG_CASE(w, sfx, name, sz, mb, nop_lse, acq, acq_lse, rel, cl) \ argument
22 static inline u##sz __xchg_case_##name##sz(u##sz x, volatile void *ptr) \
24 u##sz ret; \
38 : "=&r" (ret), "=&r" (tmp), "+Q" (*(u##sz *)ptr) \
105 #define __CMPXCHG_CASE(name, sz) \ argument
106 static inline u##sz __cmpxchg_case_##name##sz(volatile void *ptr, \
107 u##sz old, \
108 u##sz new) \
110 return __lse_ll_sc_body(_cmpxchg_case_##name##sz, \
211 #define __CMPWAIT_CASE(w, sfx, sz) \ argument
[all …]
Datomic_ll_sc.h239 #define __CMPXCHG_CASE(w, sfx, name, sz, mb, acq, rel, cl, constraint) \ argument
240 static __always_inline u##sz \
241 __ll_sc__cmpxchg_case_##name##sz(volatile void *ptr, \
243 u##sz new) \
246 u##sz oldval; \
253 if (sz < 32) \
254 old = (u##sz)old; \
266 [v] "+Q" (*(u##sz *)ptr) \
/arch/arm64/kernel/
Dsys32.c24 compat_size_t, sz, struct compat_statfs64 __user *, buf) in COMPAT_SYSCALL_DEFINE3() argument
35 if (sz == 88) in COMPAT_SYSCALL_DEFINE3()
36 sz = 84; in COMPAT_SYSCALL_DEFINE3()
38 return kcompat_sys_statfs64(pathname, sz, buf); in COMPAT_SYSCALL_DEFINE3()
41 COMPAT_SYSCALL_DEFINE3(aarch32_fstatfs64, unsigned int, fd, compat_size_t, sz, in COMPAT_SYSCALL_DEFINE3() argument
45 if (sz == 88) in COMPAT_SYSCALL_DEFINE3()
46 sz = 84; in COMPAT_SYSCALL_DEFINE3()
48 return kcompat_sys_fstatfs64(fd, sz, buf); in COMPAT_SYSCALL_DEFINE3()
/arch/x86/include/asm/uv/
Dbios.h187 extern s64 uv_bios_get_master_nasid(u64 sz, u64 *nasid);
188 extern s64 uv_bios_get_heapsize(u64 nasid, u64 sz, u64 *heap_sz);
189 extern s64 uv_bios_install_heap(u64 nasid, u64 sz, u64 *heap);
190 extern s64 uv_bios_obj_count(u64 nasid, u64 sz, u64 *objcnt);
191 extern s64 uv_bios_enum_objs(u64 nasid, u64 sz, u64 *objbuf);
192 extern s64 uv_bios_enum_ports(u64 nasid, u64 obj_id, u64 sz, u64 *portbuf);
193 extern s64 uv_bios_get_geoinfo(u64 nasid, u64 sz, u64 *geo);
194 extern s64 uv_bios_get_pci_topology(u64 sz, u64 *buf);
/arch/mips/tools/
Dloongson3-llsc-check.c141 static int check_ll(uint64_t pc, uint32_t *code, size_t sz) in check_ll() argument
157 max = sz / 4; in check_ll()
196 static int check_code(uint64_t pc, uint32_t *code, size_t sz) in check_code() argument
200 if (sz % 4) { in check_code()
204 sz -= (sz % 4); in check_code()
216 sz -= 4 \ in check_code()
226 for (; sz; advance()) { in check_code()
228 err |= check_ll(pc, code, sz); in check_code()
/arch/riscv/mm/
Dhugetlbpage.c33 unsigned long sz) in huge_pte_alloc() argument
51 if (sz == PUD_SIZE) { in huge_pte_alloc()
56 if (sz == PMD_SIZE) { in huge_pte_alloc()
69 if (napot_cont_size(order) == sz) { in huge_pte_alloc()
86 unsigned long sz) in huge_pte_offset() argument
104 if (sz == PUD_SIZE) in huge_pte_offset()
112 if (sz == PMD_SIZE) in huge_pte_offset()
120 if (napot_cont_size(order) == sz) { in huge_pte_offset()
227 unsigned long sz) in set_huge_pte_at() argument
232 if (sz >= PGDIR_SIZE) in set_huge_pte_at()
[all …]
/arch/sparc/include/asm/
Dio_32.h10 #define memset_io(d,c,sz) _memset_io(d,c,sz) argument
11 #define memcpy_fromio(d,s,sz) _memcpy_fromio(d,s,sz) argument
12 #define memcpy_toio(d,s,sz) _memcpy_toio(d,s,sz) argument
/arch/arm64/mm/
Dhugetlbpage.c245 pte_t *ptep, pte_t pte, unsigned long sz) in set_huge_pte_at() argument
253 ncontig = num_contig_ptes(sz, &pgsize); in set_huge_pte_at()
277 unsigned long addr, unsigned long sz) in huge_pte_alloc() argument
291 if (sz == PUD_SIZE) { in huge_pte_alloc()
293 } else if (sz == (CONT_PTE_SIZE)) { in huge_pte_alloc()
298 WARN_ON(addr & (sz - 1)); in huge_pte_alloc()
300 } else if (sz == PMD_SIZE) { in huge_pte_alloc()
305 } else if (sz == (CONT_PMD_SIZE)) { in huge_pte_alloc()
307 WARN_ON(addr & (sz - 1)); in huge_pte_alloc()
315 unsigned long addr, unsigned long sz) in huge_pte_offset() argument
[all …]
/arch/x86/boot/tools/
Dbuild.c174 unsigned int i, sz, setup_sectors; in main() local
220 sz = _edata - 4; in main()
221 kernel = mmap(NULL, sz, PROT_READ, MAP_SHARED, fd, 0); in main()
230 crc = partial_crc32(kernel, sz, crc); in main()
231 if (fwrite(kernel, 1, sz, dest) != sz) in main()
/arch/powerpc/platforms/cell/spufs/
Dcoredump.c26 int i, sz, total = 0; in spufs_ctx_note_size() local
32 sz = spufs_coredump_read[i].size; in spufs_ctx_note_size()
38 total += roundup(sz, 4); in spufs_ctx_note_size()
118 size_t sz = spufs_coredump_read[i].size; in spufs_arch_write_note() local
125 en.n_descsz = sz; in spufs_arch_write_note()
152 dump_skip_to(cprm, roundup(cprm->pos - ret + sz, 4)); in spufs_arch_write_note()
/arch/arc/include/asm/
Darcregs.h211 unsigned int pad:12, line_len:4, sz:4, config:4, ver:8; member
213 unsigned int ver:8, config:4, sz:4, line_len:4, pad:12;
219 unsigned int pad:24, way:2, lsz:2, sz:4; member
221 unsigned int sz:4, lsz:2, way:2, pad:24;
251 unsigned int base:16, pad:5, sz:3, ver:8; member
253 unsigned int ver:8, sz:3, pad:5, base:16;
267 unsigned int res:21, sz:3, ver:8; member
269 unsigned int ver:8, sz:3, res:21;
Dcacheflush.h34 void dma_cache_wback_inv(phys_addr_t start, unsigned long sz);
35 void dma_cache_inv(phys_addr_t start, unsigned long sz);
36 void dma_cache_wback(phys_addr_t start, unsigned long sz);
/arch/arc/kernel/
Dsetup.c52 unsigned int sz; member
131 info->iccm.sz = 4096 << iccm.sz; /* 8K to 512K */ in arcompact_mumbojumbo()
138 info->dccm.sz = 2048 << dccm.sz; /* 2K to 256K */ in arcompact_mumbojumbo()
251 info->iccm.sz = 256 << iccm.sz00; /* 512B to 16M */ in arcv2_mumbojumbo()
253 info->iccm.sz <<= iccm.sz01; in arcv2_mumbojumbo()
261 info->dccm.sz = 256 << dccm.sz0; in arcv2_mumbojumbo()
263 info->dccm.sz <<= dccm.sz1; in arcv2_mumbojumbo()
356 if (info->dccm.sz || info->iccm.sz) in arc_cpu_mumbojumbo()
359 info->dccm.base, TO_KB(info->dccm.sz), in arc_cpu_mumbojumbo()
360 info->iccm.base, TO_KB(info->iccm.sz)); in arc_cpu_mumbojumbo()
[all …]

12345