Searched refs:BIT11 (Results 1 – 17 of 17) sorted by relevance
| /drivers/staging/rtl8192e/rtl8192e/ |
| D | r8192E_hw.h | 111 #define IMR_RDU BIT11
192 #define RRSR_54M BIT11
|
| /drivers/net/wireless/realtek/rtlwifi/btcoexist/ |
| D | halbt_precomp.h | 42 #define BIT11 0x00000800 macro
|
| /drivers/staging/rtl8723bs/core/ |
| D | rtw_efuse.c | 252 rtw_write16(padapter, 0x34, rtw_read16(padapter, 0x34) & (~BIT11)); in efuse_OneByteRead()
306 rtw_write16(padapter, 0x34, rtw_read16(padapter, 0x34) | (BIT11)); in efuse_OneByteWrite()
|
| /drivers/staging/rtl8723bs/include/ |
| D | hal_com_reg.h | 558 #define RRSR_54M BIT11
704 #define IMR_RDU BIT11 /* Receive Descriptor Unavailable */
720 #define IMR_TXERR BIT11
751 #define RCR_ADF BIT11 /* Accept data type frame. This bit also regulates BA, BAR, and PS-Poll …
|
| D | rtl8723b_spec.h | 232 #define IMR_TXERR_8723B BIT11 /* Tx Error Flag Interrupt Status, write 1 clear. */
|
| D | osdep_service.h | 28 #define BIT11 0x00000800 macro
|
| D | rtw_mlme_ext.h | 55 #define DYNAMIC_BB_PSD BIT11/* ODM_BB_PSD */
|
| /drivers/staging/rtl8723bs/hal/ |
| D | odm_RegDefine11N.h | 160 #define ODM_BIT_BB_ATC_11N BIT11
|
| D | rtl8723b_rf6052.c | 65 pHalData->RfRegChnlVal[0] = ((pHalData->RfRegChnlVal[0] & 0xfffff3ff) | BIT10 | BIT11); in PHY_RF6052SetBandwidth8723B()
|
| D | Hal8723BReg.h | 421 #define IMR_TXERR_8723B BIT11 /* Tx Error Flag Interrupt Status, write 1 clear. */
|
| D | odm_DIG.c | 212 PHY_SetBBReg(pDM_Odm->Adapter, REG_RD_CTRL, BIT11, 1); /* stop counting if EDCCA is asserted */ in odm_AdaptivityInit()
|
| D | odm.h | 376 ODM_BB_PSD = BIT11,
|
| /drivers/staging/rtl8192e/ |
| D | rtl819x_Qos.h | 21 #define BIT11 0x00000800 macro
|
| /drivers/scsi/ |
| D | dc395x.h | 65 #define BIT11 0x00000800 macro
|
| /drivers/tty/ |
| D | synclink_gt.c | 383 #define IRQ_TXUNDER BIT11 /* HDLC */
4184 case HDLC_ENCODING_NRZI_MARK: val |= BIT11; break; in sync_mode()
4185 case HDLC_ENCODING_NRZI: val |= BIT11 + BIT10; break; in sync_mode()
4188 case HDLC_ENCODING_BIPHASE_LEVEL: val |= BIT12 + BIT11; break; in sync_mode()
4189 case HDLC_ENCODING_DIFF_BIPHASE_LEVEL: val |= BIT12 + BIT11 + BIT10; break; in sync_mode()
4257 case HDLC_ENCODING_NRZI_MARK: val |= BIT11; break; in sync_mode()
4258 case HDLC_ENCODING_NRZI: val |= BIT11 + BIT10; break; in sync_mode()
4261 case HDLC_ENCODING_BIPHASE_LEVEL: val |= BIT12 + BIT11; break; in sync_mode()
4262 case HDLC_ENCODING_DIFF_BIPHASE_LEVEL: val |= BIT12 + BIT11 + BIT10; break; in sync_mode()
|
| /drivers/net/wireless/realtek/rtlwifi/rtl8192de/ |
| D | reg.h | 369 #define RRSR_54M BIT11
|
| /drivers/scsi/lpfc/ |
| D | lpfc_hw4.h | 778 #define LPFC_SLI4_INTR11 BIT11
|