Home
last modified time | relevance | path

Searched refs:C3_ALPHA (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_formats.c199 C1_B_Cb, C0_G_Y, C2_R_Cr, C3_ALPHA, 4,
205 C2_R_Cr, C0_G_Y, C1_B_Cb, C3_ALPHA, 4,
211 C2_R_Cr, C0_G_Y, C1_B_Cb, C3_ALPHA, 4,
217 C3_ALPHA, C1_B_Cb, C0_G_Y, C2_R_Cr, 4,
223 C3_ALPHA, C2_R_Cr, C0_G_Y, C1_B_Cb, 4,
229 C3_ALPHA, C2_R_Cr, C0_G_Y, C1_B_Cb, 4,
235 C1_B_Cb, C0_G_Y, C2_R_Cr, C3_ALPHA, 4,
241 C3_ALPHA, C1_B_Cb, C0_G_Y, C2_R_Cr, 4,
271 C1_B_Cb, C0_G_Y, C2_R_Cr, C3_ALPHA, 4,
277 C2_R_Cr, C0_G_Y, C1_B_Cb, C3_ALPHA, 4,
[all …]
Ddpu_hw_wb.c77 (fmt->bits[C3_ALPHA] << 6) | in dpu_hw_wb_setup_format()
82 if (fmt->bits[C3_ALPHA] || fmt->alpha_enable) { in dpu_hw_wb_setup_format()
Ddpu_hw_mdss.h291 C3_ALPHA = 3 enumerator
Ddpu_hw_sspp.c249 (fmt->bits[C3_ALPHA] << 6) | (fmt->bits[C2_R_Cr] << 4) | in dpu_hw_sspp_setup_format()