Home
last modified time | relevance | path

Searched refs:CG_SCLK_DPM_CTRL_3 (Results 1 – 2 of 2) sorted by relevance

/drivers/gpu/drm/radeon/
Dsumo_dpm.c539 cg_sclk_dpm_ctrl_3 = RREG32(CG_SCLK_DPM_CTRL_3); in sumo_set_allos_gnb_slow()
543 WREG32(CG_SCLK_DPM_CTRL_3, cg_sclk_dpm_ctrl_3); in sumo_set_allos_gnb_slow()
601 if (RREG32(CG_SCLK_DPM_CTRL_3) & DPM_SCLK_ENABLE) in sumo_dpm_enabled()
609 WREG32_P(CG_SCLK_DPM_CTRL_3, DPM_SCLK_ENABLE, ~DPM_SCLK_ENABLE); in sumo_start_dpm()
614 WREG32_P(CG_SCLK_DPM_CTRL_3, 0, ~DPM_SCLK_ENABLE); in sumo_stop_dpm()
620 WREG32_P(CG_SCLK_DPM_CTRL_3, FORCE_SCLK_STATE_EN, ~FORCE_SCLK_STATE_EN); in sumo_set_forced_mode()
622 WREG32_P(CG_SCLK_DPM_CTRL_3, 0, ~FORCE_SCLK_STATE_EN); in sumo_set_forced_mode()
728 WREG32_P(CG_SCLK_DPM_CTRL_3, FORCE_SCLK_STATE(index), ~FORCE_SCLK_STATE_MASK); in sumo_set_forced_level()
942 u32 cg_sclk_dpm_ctrl_3 = RREG32(CG_SCLK_DPM_CTRL_3); in sumo_program_ttt()
948 WREG32(CG_SCLK_DPM_CTRL_3, cg_sclk_dpm_ctrl_3); in sumo_program_ttt()
[all …]
Dsumod.h231 #define CG_SCLK_DPM_CTRL_3 0x6e0 macro