Home
last modified time | relevance | path

Searched refs:D1 (Results 1 – 25 of 35) sorted by relevance

12

/drivers/comedi/drivers/ni_routing/tools/
Dconvert_csv_to_c.py43 D1 = sorted(D1_D.items(), key=lambda i: eval(i[0], comedi_h.__dict__, Locals))
46 for D1_sig, value in D1:
95 D1 = [ k for k,v in D1_D.items() if v ]
96 D1.sort(key=lambda i: eval(i, comedi_h.__dict__, Locals))
102 for D1_sig in D1:
/drivers/clk/sunxi-ng/
DKconfig16 tristate "Support for the Allwinner D1/R528/T113 CCU"
21 tristate "Support for the Allwinner D1/R528/T113 PRCM CCU"
/drivers/gpu/drm/i915/
Dintel_step.h40 func(D1) \
Dintel_step.c42 [6] = { COMMON_GT_MEDIA_STEP(D1), .display_step = STEP_B1 },
/drivers/soc/sunxi/
DKconfig24 bool "Allwinner D1 PPU power domain driver"
/drivers/media/pci/tw5864/
Dtw5864.h48 D1 = 1, enumerator
Dtw5864-video.c254 input->resolution = D1; in tw5864_enable_input()
264 case D1: in tw5864_enable_input()
/drivers/pinctrl/sunxi/
DKconfig85 bool "Support for the Allwinner D1 PIO"
/drivers/pinctrl/aspeed/
Dpinctrl-aspeed-g5.c1291 #define D1 173 macro
1292 SIG_EXPR_LIST_DECL_SINGLE(D1, GPIOV5, GPIOV5, SIG_DESC_SET(SCUA0, 21));
1293 SIG_EXPR_LIST_DECL_SINGLE(D1, RMII2RXD1, RMII2, RMII2_DESC);
1294 SIG_EXPR_LIST_DECL_SINGLE(D1, RGMII2RXD1, RGMII2);
1295 PIN_DECL_(D1, SIG_EXPR_LIST_PTR(D1, GPIOV5), SIG_EXPR_LIST_PTR(D1, RMII2RXD1),
1296 SIG_EXPR_LIST_PTR(D1, RGMII2RXD1));
1312 FUNC_GROUP_DECL(RGMII2, B2, B1, A2, B3, D5, D4, C2, C1, C3, D1, D2, E6);
1313 FUNC_GROUP_DECL(RMII2, B2, B1, A2, B3, C2, C3, D1, D2, E6);
1975 ASPEED_PINCTRL_PIN(D1),
Dpinctrl-aspeed-g6.c1429 #define D1 228 macro
1430 SIG_EXPR_LIST_DECL_SESG(D1, RGMII2RXD0, RGMII2, SIG_DESC_SET(SCU400, 20),
1432 SIG_EXPR_LIST_DECL_SESG(D1, RMII2RXD0, RMII2, SIG_DESC_SET(SCU400, 20),
1434 PIN_DECL_2(D1, GPIO18C4, RGMII2RXD0, RMII2RXD0);
1457 FUNC_GROUP_DECL(RGMII2, D4, C2, C1, D3, E4, F5, D2, E3, D1, F4, E2, E1);
1458 FUNC_GROUP_DECL(RMII2, D4, C2, C1, D3, D2, D1, F4, E2, E1);
1783 ASPEED_PINCTRL_PIN(D1),
Dpinctrl-aspeed-g4.c669 #define D1 85 macro
670 SIG_EXPR_LIST_DECL_SINGLE(D1, SDA7, I2C7, I2C7_DESC);
671 PIN_DECL_1(D1, GPIOK5, SDA7);
673 FUNC_GROUP_DECL(I2C7, E2, D1);
1985 ASPEED_PINCTRL_PIN(D1),
/drivers/net/can/
DKconfig196 A10/A20/D1 SoCs.
/drivers/pinctrl/renesas/
Dpfc-r8a77970.c206 #define IP5_11_8 FM(VI1_HSYNC_N) FM(MSIOF1_SCK) F_(0, 0) FM(D1) F_(0, 0) F_(0, 0) F_(0, 0) F_(…
577 PINMUX_IPSR_GPSR(IP5_11_8, D1),
Dpfc-r8a77980.c240 #define IP5_11_8 FM(VI1_HSYNC_N) FM(MSIOF1_SCK) F_(0, 0) FM(D1) F_(0, 0) F_(0, 0) F_(0, 0) F_(…
654 PINMUX_IPSR_GPSR(IP5_11_8, D1),
Dpfc-r8a77990.c84 #define GPSR0_1 F_(D1, IP5_27_24)
262 #define IP5_27_24 FM(D1) FM(MSIOF3_SYNC_A) FM(SCK3_A) FM(VI4_DATA23) FM(VI5_CLKENB_A) FM(DU_DB7…
838 PINMUX_IPSR_GPSR(IP5_27_24, D1),
Dpfc-sh7734.c719 PINMUX_IPSR_GPSR(IP1_25_23, D1),
1411 GPIO_FN(D1), GPIO_FN(SD0_DAT1_A), GPIO_FN(MMC_D1_A),
Dpfc-r8a77951.c95 #define GPSR0_1 F_(D1, IP5_19_16)
300 #define IP5_19_16 FM(D1) FM(MSIOF2_SS2_B)FM(MSIOF3_SYNC_A) F_(0, 0) FM(VI4_DATA17) FM(VI5_DATA1…
932 PINMUX_IPSR_GPSR(IP5_19_16, D1),
Dpfc-r8a7796.c100 #define GPSR0_1 F_(D1, IP5_19_16)
305 #define IP5_19_16 FM(D1) FM(MSIOF2_SS2_B)FM(MSIOF3_SYNC_A) F_(0, 0) FM(VI4_DATA17) FM(VI5_DATA1…
936 PINMUX_IPSR_GPSR(IP5_19_16, D1),
Dpfc-r8a77965.c100 #define GPSR0_1 F_(D1, IP5_19_16)
305 #define IP5_19_16 FM(D1) FM(MSIOF2_SS2_B)FM(MSIOF3_SYNC_A) F_(0, 0) FM(VI4_DATA17) FM(VI5_DATA1…
938 PINMUX_IPSR_GPSR(IP5_19_16, D1),
Dpfc-r8a779a0.c390 #define IP3SR1_23_20 FM(GP1_29) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) FM(D1) F_(0, 0) F_(0, 0) F_(…
930 PINMUX_IPSR_GPSR(IP3SR1_23_20, D1),
Dpfc-r8a7792.c358 PINMUX_SINGLE(D1),
Dpfc-sh7264.c1302 GPIO_FN(D1),
Dpfc-r8a73a4.c361 F1(D1), F2(VIO_D1), F5(GIO_OUT1_221),
/drivers/iio/adc/
DKconfig1138 tristate "Allwinner D1/T113s/T507/R329 and similar GPADCs driver"
1141 Say yes here to build support for Allwinner (D1, T113, T507 and R329)
/drivers/net/wireless/intel/iwlwifi/mvm/
Drxmq.c1591 IWL_MVM_ENC_EHT_RU(2_1_2, D1); in iwl_mvm_decode_eht_ext_mu()

12