Home
last modified time | relevance | path

Searched refs:DLL (Results 1 – 9 of 9) sorted by relevance

/drivers/gpu/drm/nouveau/nvkm/subdev/fb/
Dgddr3.c73 int CL, WR, CWL, DLL = 0, ODT = 0, RON, hi; in nvkm_gddr3_calc() local
80 DLL = !ram->next->bios.ramcfg_DLLoff; in nvkm_gddr3_calc()
89 DLL = !(ram->mr[1] & 0x1); in nvkm_gddr3_calc()
117 ram->mr[1] |= !DLL << 6; in nvkm_gddr3_calc()
Dsddr2.c63 int CL, WR, DLL = 0, ODT = 0; in nvkm_sddr2_calc() local
69 DLL = !ram->next->bios.ramcfg_DLLoff; in nvkm_sddr2_calc()
98 ram->mr[1] |= !DLL; in nvkm_sddr2_calc()
Dsddr3.c72 int CWL, CL, WR, DLL = 0, ODT = 0; in nvkm_sddr3_calc() local
74 DLL = !ram->next->bios.ramcfg_DLLoff; in nvkm_sddr3_calc()
115 ram->mr[1] |= !DLL; in nvkm_sddr3_calc()
/drivers/usb/serial/
Dio_16654.h40 #define DLL 8 // Bank2[ 0 ] Divisor Latch LSB macro
Dio_edgeport.c2220 MAKE_CMD_WRITE_REG(&currCmd, &cmdLen, number, DLL, LOW8(divisor)); in send_cmd_write_baud_rate()
/drivers/power/reset/
Dqnap-poweroff.c61 writel(divisor & 0xff, UART1_REG(DLL)); in qnap_power_off()
/drivers/net/hamradio/
Dbaycom_ser_fdx.c102 #define DLL(iobase) (iobase+0) macro
174 outb(divisor, DLL(dev->base_addr)); in ser12_set_divisor()
Dbaycom_ser_hdx.c88 #define DLL(iobase) (iobase+0) macro
159 outb(divisor, DLL(dev->base_addr)); in ser12_set_divisor()
Dyam.c159 #define DLL(iobase) (iobase+0) macro
295 outb(1, DLL(iobase)); in fpga_reset()
467 outb(divisor, DLL(dev->base_addr)); in yam_set_uart()