Home
last modified time | relevance | path

Searched refs:DMA_CH_CR (Results 1 – 4 of 4) sorted by relevance

/drivers/net/ethernet/synopsys/
Ddwc-xlgmac-reg.h540 #define DMA_CH_CR 0x00 macro
Ddwc-xlgmac-hw.c1408 regval = readl(XLGMAC_DMA_REG(channel, DMA_CH_CR)); in xlgmac_config_sph_mode()
1411 writel(regval, XLGMAC_DMA_REG(channel, DMA_CH_CR)); in xlgmac_config_sph_mode()
1768 regval = readl(XLGMAC_DMA_REG(channel, DMA_CH_CR)); in xlgmac_config_pblx8()
1772 writel(regval, XLGMAC_DMA_REG(channel, DMA_CH_CR)); in xlgmac_config_pblx8()
/drivers/net/ethernet/amd/xgbe/
Dxgbe-common.h187 #define DMA_CH_CR 0x00 macro
Dxgbe-dev.c192 XGMAC_DMA_IOWRITE_BITS(pdata->channel[i], DMA_CH_CR, PBLX8, in xgbe_config_pbl_val()
317 XGMAC_DMA_IOWRITE_BITS(pdata->channel[i], DMA_CH_CR, SPH, 1); in xgbe_config_sph_mode()