Home
last modified time | relevance | path

Searched refs:F_PL_INTR_EXT (Results 1 – 4 of 4) sorted by relevance

/drivers/net/ethernet/chelsio/cxgb/
Dsubr.c785 adapter->slow_intr_mask |= F_PL_INTR_EXT | F_PL_INTR_PCIX; in t1_interrupts_enable()
786 pl_intr |= F_PL_INTR_EXT | F_PL_INTR_PCIX; in t1_interrupts_enable()
837 writel(pl_intr | F_PL_INTR_EXT | F_PL_INTR_PCIX, in t1_interrupts_clear()
868 if (cause & F_PL_INTR_EXT) { in asic_slow_intr()
873 adapter->pending_thread_intr |= F_PL_INTR_EXT; in asic_slow_intr()
874 adapter->slow_intr_mask &= ~F_PL_INTR_EXT; in asic_slow_intr()
Dpm3393.c146 pl_intr |= F_PL_INTR_EXT; in pm3393_interrupt_enable()
228 pl_intr |= F_PL_INTR_EXT; in pm3393_interrupt_clear()
Dsge.c1630 if (pending_thread_intr & F_PL_INTR_EXT) in t1_interrupt_thread()
1642 adapter->slow_intr_mask |= F_PL_INTR_EXT; in t1_interrupt_thread()
1644 writel(F_PL_INTR_EXT, adapter->regs + A_PL_CAUSE); in t1_interrupt_thread()
Dregs.h1783 #define F_PL_INTR_EXT V_PL_INTR_EXT(1U) macro