Home
last modified time | relevance | path

Searched refs:ICP_QAT_UCLO_MAX_CTX (Results 1 – 3 of 3) sorted by relevance

/drivers/crypto/intel/qat/qat_common/
Dicp_qat_uclo.h11 #define ICP_QAT_UCLO_MAX_CTX 8 macro
12 #define ICP_QAT_UCLO_MAX_UIMAGE (ICP_QAT_UCLO_MAX_AE * ICP_QAT_UCLO_MAX_CTX)
154 struct icp_qat_uclo_page *cur_page[ICP_QAT_UCLO_MAX_CTX];
157 unsigned int new_uaddr[ICP_QAT_UCLO_MAX_CTX];
163 struct icp_qat_uclo_aeslice ae_slices[ICP_QAT_UCLO_MAX_CTX];
Dqat_hal.c321 for (ctx = 0; ctx < ICP_QAT_UCLO_MAX_CTX; ctx++) { in qat_hal_wr_indr_csr()
352 for (ctx = 0; ctx < ICP_QAT_UCLO_MAX_CTX; ctx++) { in qat_hal_put_sig_event()
368 for (ctx = 0; ctx < ICP_QAT_UCLO_MAX_CTX; ctx++) { in qat_hal_put_wakeup_event()
1493 } while (ctx_mask && (ctx++ < ICP_QAT_UCLO_MAX_CTX)); in qat_hal_init_gpr()
1528 } while (ctx_mask && (ctx++ < ICP_QAT_UCLO_MAX_CTX)); in qat_hal_init_wr_xfer()
1563 } while (ctx_mask && (ctx++ < ICP_QAT_UCLO_MAX_CTX)); in qat_hal_init_rd_xfer()
1583 for (ctx = 0; ctx < ICP_QAT_UCLO_MAX_CTX; ctx++) { in qat_hal_init_nn()
Dqat_uclo.c815 ICP_QAT_UCLO_MAX_CTX) in qat_uclo_init_reg_sym()
959 ICP_QAT_UCLO_MAX_CTX); s++) { in qat_uclo_set_ae_mode()
1014 ICP_QAT_UCLO_MAX_AE * ICP_QAT_UCLO_MAX_CTX); in qat_uclo_parse_uof_obj()
2022 if (ICP_QAT_CTX_MODE(image->ae_mode) == ICP_QAT_UCLO_MAX_CTX) in qat_uclo_wr_uimage_page()
2050 for (ctx = 0; ctx < ICP_QAT_UCLO_MAX_CTX; ctx++) in qat_uclo_wr_uimage_page()