Home
last modified time | relevance | path

Searched refs:LE_CSR0 (Results 1 – 6 of 6) sorted by relevance

/drivers/net/ethernet/amd/
D7990.c131 WRITERAP(lp, LE_CSR0); in load_csrs()
233 WRITERAP(lp, LE_CSR0); in init_restart_lance()
259 WRITERAP(lp, LE_CSR0); in lance_reset()
392 WRITERAP(lp, LE_CSR0); in lance_tx()
409 WRITERAP(lp, LE_CSR0); in lance_tx()
449 WRITERAP(lp, LE_CSR0); /* LANCE Controller Status */ in lance_interrupt()
490 WRITERAP(lp, LE_CSR0); in lance_interrupt()
521 WRITERAP(lp, LE_CSR0); in lance_close()
638 WRITERAP(lp, LE_CSR0); in lance_set_multicast()
662 WRITERAP(lp, LE_CSR0); in lance_poll()
Da2065.c142 ll->rap = LE_CSR0; in load_csrs()
223 ll->rap = LE_CSR0; in init_restart_lance()
357 ll->rap = LE_CSR0; in lance_tx()
374 ll->rap = LE_CSR0; in lance_tx()
417 ll->rap = LE_CSR0; /* LANCE Controller Status */ in lance_interrupt()
453 ll->rap = LE_CSR0; in lance_interrupt()
466 ll->rap = LE_CSR0; in lance_open()
492 ll->rap = LE_CSR0; in lance_close()
506 ll->rap = LE_CSR0; in lance_reset()
622 ll->rap = LE_CSR0; in lance_set_multicast()
Ddeclance.c93 #define LE_CSR0 0 macro
321 writereg(&ll->rap, LE_CSR0); in load_csrs()
532 writereg(&ll->rap, LE_CSR0); in init_restart_lance()
675 writereg(&ll->rap, LE_CSR0); in lance_tx()
691 writereg(&ll->rap, LE_CSR0); in lance_tx()
741 writereg(&ll->rap, LE_CSR0); in lance_interrupt()
788 writereg(&ll->rap, LE_CSR0); in lance_open()
848 writereg(&ll->rap, LE_CSR0); in lance_close()
877 writereg(&ll->rap, LE_CSR0); in lance_reset()
989 writereg(&ll->rap, LE_CSR0); in lance_set_multicast()
Da2065.h50 #define LE_CSR0 0x0000 /* LANCE Controller Status */ macro
D7990.h133 #define LE_CSR0 0x0000 /* LANCE Controller Status */ macro
Dsunlance.c121 #define LE_CSR0 0 macro
278 sbus_writew(LE_CSR0, __base + RAP); \
312 sbus_writew(LE_CSR0, lp->lregs + RAP); in load_csrs()
470 sbus_writew(LE_CSR0, lp->lregs + RAP); in init_restart_lance()
816 sbus_writew(LE_CSR0, lp->lregs + RAP); in lance_interrupt()