Home
last modified time | relevance | path

Searched refs:PGRAPH (Results 1 – 12 of 12) sorted by relevance

/drivers/video/fbdev/nvidia/
Dnv_hw.c1171 NV_WR32(par->PGRAPH, 0x0080, 0x000001FF); in NVLoadStateExt()
1172 NV_WR32(par->PGRAPH, 0x0080, 0x1230C000); in NVLoadStateExt()
1173 NV_WR32(par->PGRAPH, 0x0084, 0x72111101); in NVLoadStateExt()
1174 NV_WR32(par->PGRAPH, 0x0088, 0x11D5F071); in NVLoadStateExt()
1175 NV_WR32(par->PGRAPH, 0x008C, 0x0004FF31); in NVLoadStateExt()
1176 NV_WR32(par->PGRAPH, 0x008C, 0x4004FF31); in NVLoadStateExt()
1177 NV_WR32(par->PGRAPH, 0x0140, 0x00000000); in NVLoadStateExt()
1178 NV_WR32(par->PGRAPH, 0x0100, 0xFFFFFFFF); in NVLoadStateExt()
1179 NV_WR32(par->PGRAPH, 0x0170, 0x10010100); in NVLoadStateExt()
1180 NV_WR32(par->PGRAPH, 0x0710, 0xFFFFFFFF); in NVLoadStateExt()
[all …]
Dnv_type.h161 volatile u32 __iomem *PGRAPH; member
Dnv_accel.c101 while (--count && NV_RD32(par->PGRAPH, 0x0700)) ; in NVSync()
Dnv_setup.c300 par->PGRAPH = par->REGS + (0x00400000 / 4); in NVCommonSetup()
/drivers/video/fbdev/riva/
Driva_hw.c66 NV_RD32(&chip->PGRAPH[0x000006B0/4], 0) & 0x01); in nv3Busy()
74 NV_RD32(&chip->PGRAPH[0x00000700/4], 0) & 0x01); in nv4Busy()
82 NV_RD32(&chip->PGRAPH[0x00000700/4], 0) & 0x01); in nv10Busy()
1361 LOAD_FIXED_STATE(nv10tri05,PGRAPH); in UpdateFifoState()
1390 LOAD_FIXED_STATE(nv3,PGRAPH); in LoadStateExt()
1396 LOAD_FIXED_STATE_15BPP(nv3,PGRAPH); in LoadStateExt()
1402 LOAD_FIXED_STATE_32BPP(nv3,PGRAPH); in LoadStateExt()
1408 LOAD_FIXED_STATE_8BPP(nv3,PGRAPH); in LoadStateExt()
1414 NV_WR32(chip->PGRAPH, 0x00000630, state->offset0); in LoadStateExt()
1415 NV_WR32(chip->PGRAPH, 0x00000634, state->offset1); in LoadStateExt()
[all …]
Dnvreg.h77 #define PGRAPH_Write(reg,value) DEVICE_WRITE(PGRAPH,reg,value)
78 #define PGRAPH_Read(reg) DEVICE_READ(PGRAPH,reg)
79 #define PGRAPH_Print(reg) DEVICE_PRINT(PGRAPH,reg)
80 #define PGRAPH_Def(mask,value) DEVICE_DEF(PGRAPH,mask,value)
81 #define PGRAPH_Val(mask,value) DEVICE_VALUE(PGRAPH,mask,value)
82 #define PGRAPH_Mask(mask) DEVICE_MASK(PGRAPH,mask)
Dnv_driver.c324 par->riva.PGRAPH = in riva_common_setup()
Driva_hw.h449 volatile U032 __iomem *PGRAPH; member
Dfbdev.c1999 = default_par->riva.PGRAPH; in rivafb_probe()
/drivers/gpu/drm/nouveau/nvkm/engine/gr/fuc/
Dhub.fuc1 /* fuc microcode for gf100 PGRAPH/HUB
67 // 31:0: total PGRAPH context size
400 // Without clearing again at end of xfer, some things cause PGRAPH
485 // load channel header, fetch PGRAPH context pointer
Dcom.fuc1 /* fuc microcode util functions for gf100 PGRAPH
Dgpc.fuc1 /* fuc microcode for gf100 PGRAPH/GPC