Home
last modified time | relevance | path

Searched refs:PWR_CLK_DIS_BIT (Results 1 – 2 of 2) sorted by relevance

/drivers/pmdomain/mediatek/
Dmtk-pm-domains.c35 #define PWR_CLK_DIS_BIT BIT(4) macro
236 regmap_clear_bits(scpsys->base, pd->data->ctl_offs, PWR_CLK_DIS_BIT); in scpsys_power_on()
288 regmap_set_bits(scpsys->base, pd->data->ctl_offs, PWR_CLK_DIS_BIT); in scpsys_power_off()
Dmtk-scpsys.c58 #define PWR_CLK_DIS_BIT BIT(4) macro
332 val &= ~PWR_CLK_DIS_BIT; in scpsys_power_on()
385 val |= PWR_CLK_DIS_BIT; in scpsys_power_off()