Home
last modified time | relevance | path

Searched refs:REFCLK (Results 1 – 9 of 9) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dcn314/
Ddcn314_dccg.c161 if (src == REFCLK) in dccg314_set_dtbclk_p_src()
170 if (src == REFCLK) in dccg314_set_dtbclk_p_src()
179 if (src == REFCLK) in dccg314_set_dtbclk_p_src()
188 if (src == REFCLK) in dccg314_set_dtbclk_p_src()
263 DPSTREAMCLK0_EN, (src == REFCLK) ? 0 : 1, in dccg314_set_dpstreamclk()
268 DPSTREAMCLK1_EN, (src == REFCLK) ? 0 : 1, in dccg314_set_dpstreamclk()
273 DPSTREAMCLK2_EN, (src == REFCLK) ? 0 : 1, in dccg314_set_dpstreamclk()
278 DPSTREAMCLK3_EN, (src == REFCLK) ? 0 : 1, in dccg314_set_dpstreamclk()
304 dccg314_set_dpstreamclk(dccg, REFCLK, otg_inst, in dccg314_init()
/drivers/gpu/drm/amd/display/dc/dcn32/
Ddcn32_dccg.c161 if (src == REFCLK) in dccg32_set_dtbclk_p_src()
170 if (src == REFCLK) in dccg32_set_dtbclk_p_src()
179 if (src == REFCLK) in dccg32_set_dtbclk_p_src()
188 if (src == REFCLK) in dccg32_set_dtbclk_p_src()
292 (src == REFCLK) ? 0 : 1, DPSTREAMCLK0_SRC_SEL, otg_inst); in dccg32_set_dpstreamclk()
296 (src == REFCLK) ? 0 : 1, DPSTREAMCLK1_SRC_SEL, otg_inst); in dccg32_set_dpstreamclk()
300 (src == REFCLK) ? 0 : 1, DPSTREAMCLK2_SRC_SEL, otg_inst); in dccg32_set_dpstreamclk()
304 (src == REFCLK) ? 0 : 1, DPSTREAMCLK3_SRC_SEL, otg_inst); in dccg32_set_dpstreamclk()
/drivers/clk/berlin/
Dbg2.c90 REFCLK, VIDEO_EXT0, enumerator
103 [REFCLK] = "refclk",
516 clk = of_clk_get_by_name(np, clk_names[REFCLK]); in berlin2_clock_setup()
518 clk_names[REFCLK] = __clk_get_name(clk); in berlin2_clock_setup()
530 clk_names[SYSPLL], clk_names[REFCLK], 0); in berlin2_clock_setup()
535 clk_names[MEMPLL], clk_names[REFCLK], 0); in berlin2_clock_setup()
540 clk_names[CPUPLL], clk_names[REFCLK], 0); in berlin2_clock_setup()
549 clk_names[REFCLK], avpll_flags, 0); in berlin2_clock_setup()
562 clk_names[REFCLK], BERLIN2_AVPLL_BIT_QUIRK | in berlin2_clock_setup()
577 parent_names[1] = clk_names[REFCLK]; in berlin2_clock_setup()
[all …]
Dbg2q.c45 REFCLK, enumerator
52 [REFCLK] = "refclk",
313 clk = of_clk_get_by_name(np, clk_names[REFCLK]); in berlin2q_clock_setup()
315 clk_names[REFCLK] = __clk_get_name(clk); in berlin2q_clock_setup()
321 clk_names[SYSPLL], clk_names[REFCLK], 0); in berlin2q_clock_setup()
326 clk_names[CPUPLL], clk_names[REFCLK], 0); in berlin2q_clock_setup()
/drivers/clk/versatile/
DKconfig19 Supports clock muxing (REFCLK/TIMCLK to TIMERCLKEN0-3) capabilities
/drivers/gpu/drm/amd/display/dc/inc/hw/
Ddccg.h49 REFCLK, // Selects REFCLK as source for hdmistreamclk. enumerator
/drivers/video/fbdev/savage/
Dsavagefb.h210 int MCLK, REFCLK, LCDclk; member
/drivers/gpu/drm/amd/display/dc/dcn31/
Ddcn31_dccg.c167 if (src == REFCLK) in dccg31_set_dpstreamclk()
/drivers/gpu/drm/amd/display/dc/dce110/
Ddce110_hw_sequencer.c1183 dccg->funcs->set_dpstreamclk(dccg, REFCLK, tg->inst, dp_hpo_inst); in dce110_disable_stream()